Attachment 125071 Details for Bug 94523 – dmesg when lockup occurs

dmesg when lockup occurs

dmesg_lockup (text/plain), 2.79 KB, created by Jose P. on 2016-07-14 17:35:49 UTC

(hide)

Description:

Filename:

MIME Type:

Creator: Jose P.

Created: 2016-07-14 17:35:49 UTC

Size: 2.79 KB

patch

obsolete

>[ 1867.006055] radeon 0000:00:01.0: ring 0 stalled for more than 20004msec
>[ 1867.006072] radeon 0000:00:01.0: GPU lockup (current fence id 0x00000000000a09ac last fence id 0x00000000000a09bc on ring 0)
>[ 1867.018066] radeon 0000:00:01.0: Saved 519 dwords of commands on ring 0.
>[ 1867.018083] radeon 0000:00:01.0: GPU softreset: 0x0000009D
>[ 1867.018088] radeon 0000:00:01.0:   GRBM_STATUS               = 0xE5700CA0
>[ 1867.018091] radeon 0000:00:01.0:   GRBM_STATUS_SE0           = 0xFE000001
>[ 1867.018095] radeon 0000:00:01.0:   GRBM_STATUS_SE1           = 0x00000007
>[ 1867.018098] radeon 0000:00:01.0:   SRBM_STATUS               = 0x20000040
>[ 1867.018101] radeon 0000:00:01.0:   SRBM_STATUS2              = 0x00000000
>[ 1867.018105] radeon 0000:00:01.0:   R_008674_CP_STALLED_STAT1 = 0x01000000
>[ 1867.018108] radeon 0000:00:01.0:   R_008678_CP_STALLED_STAT2 = 0x00011000
>[ 1867.018111] radeon 0000:00:01.0:   R_00867C_CP_BUSY_STAT     = 0x00068406
>[ 1867.018114] radeon 0000:00:01.0:   R_008680_CP_STAT          = 0x80878647
>[ 1867.018118] radeon 0000:00:01.0:   R_00D034_DMA_STATUS_REG   = 0x60C83146
>[ 1867.031405] radeon 0000:00:01.0: GRBM_SOFT_RESET=0x00007F6B
>[ 1867.031459] radeon 0000:00:01.0: SRBM_SOFT_RESET=0x00108100
>[ 1867.032665] radeon 0000:00:01.0:   GRBM_STATUS               = 0x00003828
>[ 1867.032668] radeon 0000:00:01.0:   GRBM_STATUS_SE0           = 0x00000007
>[ 1867.032671] radeon 0000:00:01.0:   GRBM_STATUS_SE1           = 0x00000007
>[ 1867.032675] radeon 0000:00:01.0:   SRBM_STATUS               = 0x20000040
>[ 1867.032678] radeon 0000:00:01.0:   SRBM_STATUS2              = 0x00000000
>[ 1867.032681] radeon 0000:00:01.0:   R_008674_CP_STALLED_STAT1 = 0x00000000
>[ 1867.032684] radeon 0000:00:01.0:   R_008678_CP_STALLED_STAT2 = 0x00000000
>[ 1867.032687] radeon 0000:00:01.0:   R_00867C_CP_BUSY_STAT     = 0x00000000
>[ 1867.032690] radeon 0000:00:01.0:   R_008680_CP_STAT          = 0x00000000
>[ 1867.032694] radeon 0000:00:01.0:   R_00D034_DMA_STATUS_REG   = 0x44C83D57
>[ 1867.032703] radeon 0000:00:01.0: GPU reset succeeded, trying to resume
>[ 1867.048085] [drm] Found smc ucode version: 0x00010d00
>[ 1867.051965] [drm] PCIE GART of 1024M enabled (table at 0x0000000000274000).
>[ 1867.052119] radeon 0000:00:01.0: WB enabled
>[ 1867.052124] radeon 0000:00:01.0: fence driver on ring 0 use gpu addr 0x0000000020000c00 and cpu addr 0xffff8800c8bc6c00
>[ 1867.052129] radeon 0000:00:01.0: fence driver on ring 3 use gpu addr 0x0000000020000c0c and cpu addr 0xffff8800c8bc6c0c
>[ 1867.052864] radeon 0000:00:01.0: fence driver on ring 5 use gpu addr 0x0000000000072118 and cpu addr 0xffffc90001c32118
>[ 1867.068962] [drm] ring test on 0 succeeded in 1 usecs
>[ 1867.068970] [drm] ring test on 3 succeeded in 3 usecs
>[ 1867.114796] [drm] ring test on 5 succeeded in 1 usecs
>[ 1867.134729] [drm] UVD initialized successfully.

Actions: View

Attachments on bug 94523: 122266 | 122267 | 122268 | 125070 | 125071

Use of freedesktop.org services, including Bugzilla, is subject to our Code of Conduct. How we collect and use information is described in our Privacy Policy.