(II): DumpRegsBegin (II): DCC: 0x00000000 (single channel, XOR randomization: enabled, XOR bit: 11) (II): CHDECMISC: 0x00000000 (none, ch2 enh disabled, ch1 enh disabled, ch0 enh disabled, flex disabled, ep not present) (II): C0DRB0: 0x00000000 (0x0000) (II): C0DRB1: 0x00000000 (0x0000) (II): C0DRB2: 0x00000000 (0x0000) (II): C0DRB3: 0x00000000 (0x0000) (II): C1DRB0: 0x00000000 (0x0000) (II): C1DRB1: 0x00000000 (0x0000) (II): C1DRB2: 0x00000000 (0x0000) (II): C1DRB3: 0x00000000 (0x0000) (II): C0DRA01: 0x00000000 (0x0000) (II): C0DRA23: 0x00000000 (0x0000) (II): C1DRA01: 0x00000000 (0x0000) (II): C1DRA23: 0x00000000 (0x0000) (II): PGETBL_CTL: 0x3ff60001 (II): VCLK_DIVISOR_VGA0: 0x00021207 (n = 2, m1 = 18, m2 = 7) (II): VCLK_DIVISOR_VGA1: 0x00031406 (n = 3, m1 = 20, m2 = 6) (II): VCLK_POST_DIV: 0x0000888b (vga0 p1 = 13, p2 = 4, vga1 p1 = 10, p2 = 4) (II): DPLL_TEST: 0x00000000 (, DPLLA input buffer disabled, DPLLB input buffer disabled) (II): CACHE_MODE_0: 0x00000000 (II): D_STATE: 0x00000000 (II): DSPCLK_GATE_D: 0x00000008 (clock gates disabled: OVRUNIT) (II): RENCLK_GATE_D1: 0x00000000 (II): RENCLK_GATE_D2: 0x00000000 (II): SDVOB: 0x00000000 (disabled, pipe A, stall disabled, not detected) (II): SDVOC: 0x00000000 (disabled, pipe A, stall disabled, not detected) (II): SDVOUDI: 0x00000000 (II): DSPARB: 0x00017e5f (II): DSPFW1: 0x00000000 (II): DSPFW2: 0x00000000 (II): DSPFW3: 0x00000000 (II): ADPA: 0x00000c00 (disabled, pipe A, -hsync, -vsync) (II): LVDS: 0x00000000 (disabled, pipe A, 18 bit, 1 channel) (II): DVOA: 0x9000409c (enabled, pipe A, stall, +hsync, +vsync) (II): DVOB: 0x00000000 (disabled, pipe A, no stall, -hsync, -vsync) (II): DVOC: 0x00000000 (disabled, pipe A, no stall, -hsync, -vsync) (II): DVOA_SRCDIM: 0x00000000 (II): DVOB_SRCDIM: 0x00000000 (II): DVOC_SRCDIM: 0x00000000 (II): PP_CONTROL: 0x00000000 (power target: off) (II): PP_STATUS: 0x00000000 (off, not ready, sequencing idle) (II): PP_ON_DELAYS: 0x00000000 (II): PP_OFF_DELAYS: 0x00000000 (II): PP_DIVISOR: 0x00000000 (II): PFIT_CONTROL: 0x00000000 (II): PFIT_PGM_RATIOS: 0x00000000 (II): PORT_HOTPLUG_EN: 0x00000000 (II): PORT_HOTPLUG_STAT: 0x00000000 (II): DSPACNTR: 0xd8000000 (enabled, pipe A) (II): DSPASTRIDE: 0x00001000 (4096 bytes) (II): DSPAPOS: 0x00000000 (0, 0) (II): DSPASIZE: 0x02ff03ff (1024, 768) (II): DSPABASE: 0x01400000 (II): DSPASURF: 0x00000000 (II): DSPATILEOFF: 0x00000000 (II): PIPEACONF: 0x80000000 (enabled, single-wide) (II): PIPEASRC: 0x03ff02ff (1024, 768) (II): PIPEASTAT: 0x00000207 (status: VSYNC_INT_STATUS SVBLANK_INT_STATUS VBLANK_INT_STATUS OREG_UPDATE_STATUS) (II): PIPEA_GMCH_DATA_M: 0x00000000 (II): PIPEA_GMCH_DATA_N: 0x00000000 (II): PIPEA_DP_LINK_M: 0x00000000 (II): PIPEA_DP_LINK_N: 0x00000000 (II): CURSOR_A_BASE: 0x35de0000 (II): CURSOR_A_CONTROL: 0x04000027 (II): CURSOR_A_POSITION: 0x00e40291 (II): FPA0: 0x0004150d (n = 4, m1 = 21, m2 = 13) (II): FPA1: 0x0004150d (n = 4, m1 = 21, m2 = 13) (II): DPLL_A: 0xd0820000 (enabled, dvo, default clock, DAC/serial mode, p1 = 4, p2 = 4) (II): DPLL_A_MD: 0x00000000 (II): HTOTAL_A: 0x053f03ff (1024 active, 1344 total) (II): HBLANK_A: 0x053f03ff (1024 start, 1344 end) (II): HSYNC_A: 0x049f0417 (1048 start, 1184 end) (II): VTOTAL_A: 0x032502ff (768 active, 806 total) (II): VBLANK_A: 0x032502ff (768 start, 806 end) (II): VSYNC_A: 0x03080302 (771 start, 777 end) (II): BCLRPAT_A: 0x00000000 (II): VSYNCSHIFT_A: 0x00000000 (II): DSPBCNTR: 0x19000000 (disabled, pipe B) (II): DSPBSTRIDE: 0x00001000 (4096 bytes) (II): DSPBPOS: 0x00000000 (0, 0) (II): DSPBSIZE: 0x02ff03ff (1024, 768) (II): DSPBBASE: 0x01400000 (II): DSPBSURF: 0x00000000 (II): DSPBTILEOFF: 0x00000000 (II): PIPEBCONF: 0x00000000 (disabled, single-wide) (II): PIPEBSRC: 0x027f01df (640, 480) (II): PIPEBSTAT: 0x00000000 (status:) (II): PIPEB_GMCH_DATA_M: 0x00000000 (II): PIPEB_GMCH_DATA_N: 0x00000000 (II): PIPEB_DP_LINK_M: 0x00000000 (II): PIPEB_DP_LINK_N: 0x00000000 (II): CURSOR_B_BASE: 0x35de8000 (II): CURSOR_B_CONTROL: 0x14000027 (II): CURSOR_B_POSITION: 0x017c01fa (II): FPB0: 0x0004140e (n = 4, m1 = 20, m2 = 14) (II): FPB1: 0x0004140e (n = 4, m1 = 20, m2 = 14) (II): DPLL_B: 0x10860000 (disabled, non-dvo, default clock, DAC/serial mode, p1 = 8, p2 = 4) (II): DPLL_B_MD: 0x00000000 (II): HTOTAL_B: 0x0fff07ff (2048 active, 4096 total) (II): HBLANK_B: 0x0fff0fff (4096 start, 4096 end) (II): HSYNC_B: 0x0fff0fff (4096 start, 4096 end) (II): VTOTAL_B: 0x0fff07ff (2048 active, 4096 total) (II): VBLANK_B: 0x0fff0fff (4096 start, 4096 end) (II): VSYNC_B: 0x0fff0fff (4096 start, 4096 end) (II): BCLRPAT_B: 0x00000000 (II): VSYNCSHIFT_B: 0x00000000 (II): VCLK_DIVISOR_VGA0: 0x00021207 (II): VCLK_DIVISOR_VGA1: 0x00031406 (II): VCLK_POST_DIV: 0x0000888b (II): VGACNTRL: 0x80000000 (disabled) (II): TV_CTL: 0x00000000 (II): TV_DAC: 0x00000000 (II): TV_CSC_Y: 0x00000000 (II): TV_CSC_Y2: 0x00000000 (II): TV_CSC_U: 0x00000000 (II): TV_CSC_U2: 0x00000000 (II): TV_CSC_V: 0x00000000 (II): TV_CSC_V2: 0x00000000 (II): TV_CLR_KNOBS: 0x00000000 (II): TV_CLR_LEVEL: 0x00000000 (II): TV_H_CTL_1: 0x00000000 (II): TV_H_CTL_2: 0x00000000 (II): TV_H_CTL_3: 0x00000000 (II): TV_V_CTL_1: 0x00000000 (II): TV_V_CTL_2: 0x00000000 (II): TV_V_CTL_3: 0x00000000 (II): TV_V_CTL_4: 0x00000000 (II): TV_V_CTL_5: 0x00000000 (II): TV_V_CTL_6: 0x00000000 (II): TV_V_CTL_7: 0x00000000 (II): TV_SC_CTL_1: 0x00000000 (II): TV_SC_CTL_2: 0x00000000 (II): TV_SC_CTL_3: 0x00000000 (II): TV_WIN_POS: 0x00000000 (II): TV_WIN_SIZE: 0x00000000 (II): TV_FILTER_CTL_1: 0x00000000 (II): TV_FILTER_CTL_2: 0x00000000 (II): TV_FILTER_CTL_3: 0x00000000 (II): TV_CC_CONTROL: 0x00000000 (II): TV_CC_DATA: 0x00000000 (II): TV_H_LUMA_0: 0x00000000 (II): TV_H_LUMA_59: 0x00000000 (II): TV_H_CHROMA_0: 0x00000000 (II): TV_H_CHROMA_59: 0x00000000 (II): FBC_CFB_BASE: 0x00000000 (II): FBC_LL_BASE: 0x00000000 (II): FBC_CONTROL: 0x00000000 (II): FBC_COMMAND: 0x00000000 (II): FBC_STATUS: 0x00000000 (II): FBC_CONTROL2: 0x00000000 (II): FBC_FENCE_OFF: 0x00000000 (II): FBC_MOD_NUM: 0x00000000 (II): MI_MODE: 0x00000000 (II): MI_ARB_STATE: 0x00000000 (II): MI_RDRET_STATE: 0x00000000 (II): ECOSKPD: 0x00000307 (II): DP_B: 0x00000000 (II): DPB_AUX_CH_CTL: 0x00000000 (II): DPB_AUX_CH_DATA1: 0x00000000 (II): DPB_AUX_CH_DATA2: 0x00000000 (II): DPB_AUX_CH_DATA3: 0x00000000 (II): DPB_AUX_CH_DATA4: 0x00000000 (II): DPB_AUX_CH_DATA5: 0x00000000 (II): DP_C: 0x00000000 (II): DPC_AUX_CH_CTL: 0x00000000 (II): DPC_AUX_CH_DATA1: 0x00000000 (II): DPC_AUX_CH_DATA2: 0x00000000 (II): DPC_AUX_CH_DATA3: 0x00000000 (II): DPC_AUX_CH_DATA4: 0x00000000 (II): DPC_AUX_CH_DATA5: 0x00000000 (II): DP_D: 0x00000000 (II): DPD_AUX_CH_CTL: 0x00000000 (II): DPD_AUX_CH_DATA1: 0x00000000 (II): DPD_AUX_CH_DATA2: 0x00000000 (II): DPD_AUX_CH_DATA3: 0x00000000 (II): DPD_AUX_CH_DATA4: 0x00000000 (II): DPD_AUX_CH_DATA5: 0x00000000 (II): AUD_CONFIG: 0x00000000 (II): AUD_HDMIW_STATUS: 0x00000000 (II): AUD_CONV_CHCNT: 0x00000000 (II): VIDEO_DIP_CTL: 0x00000000 (II): AUD_PINW_CNTR: 0x00000000 (II): AUD_CNTL_ST: 0x00000000 (II): AUD_PIN_CAP: 0x00000000 (II): AUD_PINW_CAP: 0x00000000 (II): AUD_PINW_UNSOLRESP: 0x00000000 (II): AUD_OUT_DIG_CNVT: 0x00000000 (II): AUD_OUT_CWCAP: 0x00000000 (II): AUD_GRP_CAP: 0x00000000 (II): FENCE 0: 0x01400351 ( enabled, X tiled, 64 pitch, 0x01400000 - 0x01800000 (4096kb)) (II): FENCE 1: 0x02000351 ( enabled, X tiled, 64 pitch, 0x02000000 - 0x02400000 (4096kb)) (II): FENCE 2: 0x01c00351 ( enabled, X tiled, 64 pitch, 0x01c00000 - 0x02000000 (4096kb)) (II): FENCE 3: 0x00000000 (disabled, X tiled, 0 pitch, 0x00000000 - 0x00000000 (0kb)) (II): FENCE 4: 0x02800351 ( enabled, X tiled, 64 pitch, 0x02800000 - 0x02c00000 (4096kb)) (II): FENCE 5: 0x00000000 (disabled, X tiled, 0 pitch, 0x00000000 - 0x00000000 (0kb)) (II): FENCE 6: 0x04400351 ( enabled, X tiled, 64 pitch, 0x04400000 - 0x04800000 (4096kb)) (II): FENCE 7: 0x00000000 (disabled, X tiled, 0 pitch, 0x00000000 - 0x00000000 (0kb)) (II): FENCE 8: 0x00000000 (disabled, X tiled, 0 pitch, 0x00000000 - 0x00000000 (0kb)) (II): FENCE 9: 0x00000000 (disabled, X tiled, 0 pitch, 0x00000000 - 0x00000000 (0kb)) (II): FENCE 10: 0x00000000 (disabled, X tiled, 0 pitch, 0x00000000 - 0x00000000 (0kb)) (II): FENCE 11: 0x00000000 (disabled, X tiled, 0 pitch, 0x00000000 - 0x00000000 (0kb)) (II): FENCE 12: 0x00000048 (disabled, X tiled, 32 pitch, 0x00000000 - 0x00000000 (0kb)) (II): FENCE 13: 0x00000002 (disabled, X tiled, 0 pitch, 0x00000000 - 0x00000000 (0kb)) (II): FENCE 14: 0x00000000 (disabled, X tiled, 0 pitch, 0x00000000 - 0x00000000 (0kb)) (II): FENCE 15: 0x00000000 (disabled, X tiled, 0 pitch, 0x00000000 - 0x00000000 (0kb)) (II): pipe A dot 65000 n 4 m1 21 m2 13 p1 4 p2 4 (II): pipe B dot 31500 n 4 m1 20 m2 14 p1 8 p2 4 (II): DumpRegsEnd