Attachment 104025 Details for Bug 82153 – intel_reg_dumper (when external displays are working correctly)

intel_reg_dumper (when external displays are working correctly)

intel_reg_dumper-ok.txt (text/plain), 16.12 KB, created by Thilo-Alexander Ginkel on 2014-08-04 21:51:28 UTC

(hide)

Description:

Filename:

MIME Type:

Creator: Thilo-Alexander Ginkel

Created: 2014-08-04 21:51:28 UTC

Size: 16.12 KB

patch

obsolete

>                    PGETBL_CTL: 0x00000000
>               GEN6_INSTDONE_1: 0xfffffffe
>               GEN6_INSTDONE_2: 0x00000000
>                  CPU_VGACNTRL: 0x80002900 (disabled)
>    DIGITAL_PORT_HOTPLUG_CNTRL: 0x00000013
>                     RR_HW_CTL: 0x001d3469 (low 105, high 52)
>                FDI_PLL_BIOS_0: 0x00000000
>                FDI_PLL_BIOS_1: 0x00000000
>                FDI_PLL_BIOS_2: 0x00000000
>       DISPLAY_PORT_PLL_BIOS_0: 0x00000000
>       DISPLAY_PORT_PLL_BIOS_1: 0x00000000
>       DISPLAY_PORT_PLL_BIOS_2: 0x00000000
>              FDI_PLL_FREQ_CTL: 0x00000000
>                     PIPEACONF: 0x00000000 (disabled, inactive, pf-pd, rotate 0, 8bpc)
>                      HTOTAL_A: 0x00000000 (1 active, 1 total)
>                      HBLANK_A: 0x00000000 (1 start, 1 end)
>                       HSYNC_A: 0x00000000 (1 start, 1 end)
>                      VTOTAL_A: 0x00000000 (1 active, 1 total)
>                      VBLANK_A: 0x00000000 (1 start, 1 end)
>                       VSYNC_A: 0x00000000 (1 start, 1 end)
>                  VSYNCSHIFT_A: 0x00000000
>                      PIPEASRC: 0x077f0437 (1920, 1080)
>                 PIPEA_DATA_M1: 0x00000000 (TU 1, val 0x0 0)
>                 PIPEA_DATA_N1: 0x00000000 (val 0x0 0)
>                 PIPEA_DATA_M2: 0x00000000 (TU 1, val 0x0 0)
>                 PIPEA_DATA_N2: 0x00000000 (val 0x0 0)
>                 PIPEA_LINK_M1: 0x00000000 (val 0x0 0)
>                 PIPEA_LINK_N1: 0x00000000 (val 0x0 0)
>                 PIPEA_LINK_M2: 0x00000000 (val 0x0 0)
>                 PIPEA_LINK_N2: 0x00000000 (val 0x0 0)
>                      DSPACNTR: 0xd9000400 (enabled)
>                      DSPABASE: 0x00000000
>                    DSPASTRIDE: 0x00005000 (320)
>                      DSPASURF: 0x04b08000
>                   DSPATILEOFF: 0x00000000 (0, 0)
>                     PIPEBCONF: 0xc0000000 (enabled, active, pf-pd, rotate 0, 8bpc)
>                      HTOTAL_B: 0x086f063f (1600 active, 2160 total)
>                      HBLANK_B: 0x086f063f (1600 start, 2160 end)
>                       HSYNC_B: 0x073f067f (1664 start, 1856 end)
>                      VTOTAL_B: 0x04e104af (1200 active, 1250 total)
>                      VBLANK_B: 0x04e104af (1200 start, 1250 end)
>                       VSYNC_B: 0x04b304b0 (1201 start, 1204 end)
>                  VSYNCSHIFT_B: 0x00000000
>                      PIPEBSRC: 0x063f04af (1600, 1200)
>                 PIPEB_DATA_M1: 0x1c1ccccc (TU 15, val 0x1ccccc 1887436)
>                 PIPEB_DATA_N1: 0x00800000 (val 0x800000 8388608)
>                 PIPEB_DATA_M2: 0x00000000 (TU 1, val 0x0 0)
>                 PIPEB_DATA_N2: 0x00000000 (val 0x0 0)
>                 PIPEB_LINK_M1: 0x0004cccc (val 0x4cccc 314572)
>                 PIPEB_LINK_N1: 0x00100000 (val 0x100000 1048576)
>                 PIPEB_LINK_M2: 0x00000000 (val 0x0 0)
>                 PIPEB_LINK_N2: 0x00000000 (val 0x0 0)
>                      DSPBCNTR: 0xd9000400 (enabled)
>                      DSPBBASE: 0x00000000
>                    DSPBSTRIDE: 0x00005000 (320)
>                      DSPBSURF: 0x048a3000
>                   DSPBTILEOFF: 0x00000040 (64, 0)
>                     PIPECCONF: 0xc0000000 (enabled, active, pf-pd, rotate 0, 8bpc)
>                      HTOTAL_C: 0x086f063f (1600 active, 2160 total)
>                      HBLANK_C: 0x086f063f (1600 start, 2160 end)
>                       HSYNC_C: 0x073f067f (1664 start, 1856 end)
>                      VTOTAL_C: 0x04e104af (1200 active, 1250 total)
>                      VBLANK_C: 0x04e104af (1200 start, 1250 end)
>                       VSYNC_C: 0x04b304b0 (1201 start, 1204 end)
>                  VSYNCSHIFT_C: 0x00000000
>                      PIPECSRC: 0x063f04af (1600, 1200)
>                 PIPEC_DATA_M1: 0x1c1ccccc (TU 15, val 0x1ccccc 1887436)
>                 PIPEC_DATA_N1: 0x00800000 (val 0x800000 8388608)
>                 PIPEC_DATA_M2: 0x00000000 (TU 1, val 0x0 0)
>                 PIPEC_DATA_N2: 0x00000000 (val 0x0 0)
>                 PIPEC_LINK_M1: 0x0004cccc (val 0x4cccc 314572)
>                 PIPEC_LINK_N1: 0x00100000 (val 0x100000 1048576)
>                 PIPEC_LINK_M2: 0x00000000 (val 0x0 0)
>                 PIPEC_LINK_N2: 0x00000000 (val 0x0 0)
>                      DSPCCNTR: 0xd9000400 (enabled)
>                      DSPCBASE: 0x00000000
>                    DSPCSTRIDE: 0x00005000 (320)
>                      DSPCSURF: 0x04897000
>                   DSPCTILEOFF: 0x00000000 (0, 0)
>                     PFA_CTL_1: 0x00000000 (disable, auto_scale yes, auto_scale_cal no, v_filter enable, vadapt disable, mode least, filter_sel programmed,chroma pre-filter disable, vert3tap auto, v_inter_invert field 1)
>                     PFA_CTL_2: 0x00000000 (vscale 0.000000)
>                     PFA_CTL_3: 0x00000000 (vscale initial phase 0.000000)
>                     PFA_CTL_4: 0x00000000 (hscale 0.000000)
>                   PFA_WIN_POS: 0x00000000 (0, 0)
>                  PFA_WIN_SIZE: 0x00000000 (0, 0)
>                     PFB_CTL_1: 0x00000000 (disable, auto_scale yes, auto_scale_cal no, v_filter enable, vadapt disable, mode least, filter_sel programmed,chroma pre-filter disable, vert3tap auto, v_inter_invert field 1)
>                     PFB_CTL_2: 0x00000000 (vscale 0.000000)
>                     PFB_CTL_3: 0x00000000 (vscale initial phase 0.000000)
>                     PFB_CTL_4: 0x00000000 (hscale 0.000000)
>                   PFB_WIN_POS: 0x00000000 (0, 0)
>                  PFB_WIN_SIZE: 0x00000000 (0, 0)
>                     PFC_CTL_1: 0x00000000 (disable, auto_scale yes, auto_scale_cal no, v_filter enable, vadapt disable, mode least, filter_sel programmed,chroma pre-filter disable, vert3tap auto, v_inter_invert field 1)
>                     PFC_CTL_2: 0x00000000 (vscale 0.000000)
>                     PFC_CTL_3: 0x00000000 (vscale initial phase 0.000000)
>                     PFC_CTL_4: 0x00000000 (hscale 0.000000)
>                   PFC_WIN_POS: 0x00000000 (0, 0)
>                  PFC_WIN_SIZE: 0x00000000 (0, 0)
>              PCH_DREF_CONTROL: 0xffffffff (cpu source nonspread, ssc_source enable, nonspread_source enable, superspread_source enable, ssc4_mode centerspread, ssc1 enable, ssc4 enable)
>               PCH_RAWCLK_FREQ: 0x0000007d (FDL_TP1 timer 0.5us, FDL_TP2 timer 1.5us, freq 125)
>              PCH_DPLL_TMR_CFG: 0x0000007d
>                PCH_SSC4_PARMS: 0x0000007d
>            PCH_SSC4_AUX_PARMS: 0x0000007d
>                  PCH_DPLL_SEL: 0x0000007d (FDL_TP1 timer 0.5us, FDL_TP2 timer 1.5us, freq 125)
>           PCH_DPLL_ANALOG_CTL: 0x0000007d
>                    PCH_DPLL_A: 0x0000007d (disable, sdvo high speed no, mode (null), p2 (null), FPA0 P1 0, FPA1 P1 1, refclk default 120Mhz, sdvo/hdmi mul 1)
>                    PCH_DPLL_B: 0x0000007d (disable, sdvo high speed no, mode (null), p2 (null), FPA0 P1 0, FPA1 P1 1, refclk default 120Mhz, sdvo/hdmi mul 1)
>                      PCH_FPA0: 0x0000007d (n = 0, m1 = 0, m2 = 61)
>                      PCH_FPA1: 0x0000007d (n = 0, m1 = 0, m2 = 61)
>                      PCH_FPB0: 0x0000007d (n = 0, m1 = 0, m2 = 61)
>                      PCH_FPB1: 0x0000007d (n = 0, m1 = 0, m2 = 61)
>                TRANS_HTOTAL_A: 0x00000000 (1 active, 1 total)
>                TRANS_HBLANK_A: 0x00000000 (1 start, 1 end)
>                 TRANS_HSYNC_A: 0x00000000 (1 start, 1 end)
>                TRANS_VTOTAL_A: 0x00000000 (1 active, 1 total)
>                TRANS_VBLANK_A: 0x00000000 (1 start, 1 end)
>                 TRANS_VSYNC_A: 0x00000000 (1 start, 1 end)
>            TRANS_VSYNCSHIFT_A: 0x00000000
>                TRANSA_DATA_M1: 0x00000000 (TU 1, val 0x0 0)
>                TRANSA_DATA_N1: 0x00000000 (val 0x0 0)
>                TRANSA_DATA_M2: 0x00000000 (TU 1, val 0x0 0)
>                TRANSA_DATA_N2: 0x00000000 (val 0x0 0)
>             TRANSA_DP_LINK_M1: 0x00000000 (val 0x0 0)
>             TRANSA_DP_LINK_N1: 0x00000000 (val 0x0 0)
>             TRANSA_DP_LINK_M2: 0x00000000 (val 0x0 0)
>             TRANSA_DP_LINK_N2: 0x00000000 (val 0x0 0)
>                TRANS_HTOTAL_B: 0x00000000 (1 active, 1 total)
>                TRANS_HBLANK_B: 0x00000000 (1 start, 1 end)
>                 TRANS_HSYNC_B: 0x00000000 (1 start, 1 end)
>                TRANS_VTOTAL_B: 0x00000000 (1 active, 1 total)
>                TRANS_VBLANK_B: 0x00000000 (1 start, 1 end)
>                 TRANS_VSYNC_B: 0x00000000 (1 start, 1 end)
>            TRANS_VSYNCSHIFT_B: 0x00000000
>                TRANSB_DATA_M1: 0x00000000 (TU 1, val 0x0 0)
>                TRANSB_DATA_N1: 0x00000000 (val 0x0 0)
>                TRANSB_DATA_M2: 0x00000000 (TU 1, val 0x0 0)
>                TRANSB_DATA_N2: 0x00000000 (val 0x0 0)
>             TRANSB_DP_LINK_M1: 0x00000000 (val 0x0 0)
>             TRANSB_DP_LINK_N1: 0x00000000 (val 0x0 0)
>             TRANSB_DP_LINK_M2: 0x00000000 (val 0x0 0)
>             TRANSB_DP_LINK_N2: 0x00000000 (val 0x0 0)
>                TRANS_HTOTAL_C: 0x00000000 (1 active, 1 total)
>                TRANS_HBLANK_C: 0x00000000 (1 start, 1 end)
>                 TRANS_HSYNC_C: 0x00000000 (1 start, 1 end)
>                TRANS_VTOTAL_C: 0x00000000 (1 active, 1 total)
>                TRANS_VBLANK_C: 0x00000000 (1 start, 1 end)
>                 TRANS_VSYNC_C: 0x00000000 (1 start, 1 end)
>            TRANS_VSYNCSHIFT_C: 0x00000000
>                TRANSC_DATA_M1: 0x00000000 (TU 1, val 0x0 0)
>                TRANSC_DATA_N1: 0x00000000 (val 0x0 0)
>                TRANSC_DATA_M2: 0x00000000 (TU 1, val 0x0 0)
>                TRANSC_DATA_N2: 0x00000000 (val 0x0 0)
>             TRANSC_DP_LINK_M1: 0x00000000 (val 0x0 0)
>             TRANSC_DP_LINK_N1: 0x00000000 (val 0x0 0)
>             TRANSC_DP_LINK_M2: 0x00000000 (val 0x0 0)
>             TRANSC_DP_LINK_N2: 0x00000000 (val 0x0 0)
>                    TRANSACONF: 0x00000000 (disable, inactive, progressive)
>                    TRANSBCONF: 0x00000000 (disable, inactive, progressive)
>                    TRANSCCONF: 0x00000000 (disable, inactive, progressive)
>                   FDI_TXA_CTL: 0x00000000 (disable, train pattern pattern_1, voltage swing 0.4V,pre-emphasis none, port width X1, enhanced framing disable, FDI PLL disable, scrambing enable, master mode disable)
>                   FDI_TXB_CTL: 0x00000000 (disable, train pattern pattern_1, voltage swing 0.4V,pre-emphasis none, port width X1, enhanced framing disable, FDI PLL disable, scrambing enable, master mode disable)
>                   FDI_TXC_CTL: 0x00000000 (disable, train pattern pattern_1, voltage swing 0.4V,pre-emphasis none, port width X1, enhanced framing disable, FDI PLL disable, scrambing enable, master mode disable)
>                   FDI_RXA_CTL: 0x00000040 (disable, train pattern pattern_1, port width X1, 8bpc,link_reverse_strap_overwrite no, dmi_link_reverse no, FDI PLL disable,FS ecc disable, FE ecc disable, FS err report disable, FE err report disable,scrambing enable, enhanced framing enable, RawClk)
>                   FDI_RXB_CTL: 0x00000000 (disable, train pattern pattern_1, port width X1, 8bpc,link_reverse_strap_overwrite no, dmi_link_reverse no, FDI PLL disable,FS ecc disable, FE ecc disable, FS err report disable, FE err report disable,scrambing enable, enhanced framing disable, RawClk)
>                   FDI_RXC_CTL: 0xffffffff (enable, train pattern not train, port width (null), (null),link_reverse_strap_overwrite yes, dmi_link_reverse yes, FDI PLL enable,FS ecc enable, FE ecc enable, FS err report enable, FE err report enable,scrambing disable, enhanced framing enable, PCDClk)
>                  FDI_RXA_MISC: 0x0a200090 (FDI Delay 144)
>                  FDI_RXB_MISC: 0x00000000 (FDI Delay 0)
>                  FDI_RXC_MISC: 0x00000000 (FDI Delay 0)
>               FDI_RXA_TUSIZE1: 0x7e000000
>               FDI_RXA_TUSIZE2: 0xffffffff
>               FDI_RXB_TUSIZE1: 0xffffffff
>               FDI_RXB_TUSIZE2: 0xffffffff
>               FDI_RXC_TUSIZE1: 0xffffffff
>               FDI_RXC_TUSIZE2: 0xffffffff
>                 FDI_PLL_CTL_1: 0xffffffff
>                 FDI_PLL_CTL_2: 0xffffffff
>                   FDI_RXA_IIR: 0x00000000
>                   FDI_RXA_IMR: 0x00000fff
>                   FDI_RXB_IIR: 0x00000fff
>                   FDI_RXB_IMR: 0x00000fff
>                      PCH_ADPA: 0x00f40000 (disabled, transcoder A, -hsync, -vsync)
>                         HDMIB: 0x00000000 (disabled pipe A 8bpc SDVO DVI audio disabled -vsync -hsync non-detected)
>                         HDMIC: 0x00000000 (disabled pipe A 8bpc SDVO DVI audio disabled -vsync -hsync non-detected)
>                         HDMID: 0x00000000 (disabled pipe A 8bpc SDVO DVI audio disabled -vsync -hsync non-detected)
>                      PCH_LVDS: 0x00000000 (disabled, pipe A, 18 bit, 1 channel)
>                     CPU_eDP_A: 0x80000003
>                      PCH_DP_B: 0x00f40000
>                      PCH_DP_C: 0x00f40000
>                      PCH_DP_D: 0x00f40000
>                TRANS_DP_CTL_A: 0x00000000 (disabled, pipe A, 18 bit, 1 channel)
>                TRANS_DP_CTL_B: 0x00000000 (disabled, pipe A, 18 bit, 1 channel)
>                TRANS_DP_CTL_C: 0x00000000 (disabled, pipe A, 18 bit, 1 channel)
>              BLC_PWM_CPU_CTL2: 0xe0000000
>               BLC_PWM_CPU_CTL: 0x11561156
>              BLC_PWM_PCH_CTL1: 0x80000000
>              BLC_PWM_PCH_CTL2: 0x11560000
>                 PCH_PP_STATUS: 0x80000008 (on, not ready, sequencing idle)
>                PCH_PP_CONTROL: 0xabcd000f (blacklight enabled, power down on reset, panel on)
>              PCH_PP_ON_DELAYS: 0x07d00001
>             PCH_PP_OFF_DELAYS: 0x01f40001
>                PCH_PP_DIVISOR: 0x00186906
>                      PORT_DBG: 0x00000000 (HW DRRS off)
>            RC6_RESIDENCY_TIME: 0xfce3e7ae
>           RC6p_RESIDENCY_TIME: 0x00000000
>          RC6pp_RESIDENCY_TIME: 0x00000000
>               GEN6_RP_CONTROL: 0x00000d92 (enabled)
>                 GEN6_RPNSWREQ: 0x04000000
>          GEN6_RP_DOWN_TIMEOUT: 0x0000c350
>      GEN6_RP_INTERRUPT_LIMITS: 0x1a040000
>          GEN6_RP_UP_THRESHOLD: 0x00002e18
>                 GEN6_RP_UP_EI: 0x000030d4
>               GEN6_RP_DOWN_EI: 0x000061a8
>        GEN6_RP_IDLE_HYSTERSIS: 0x0000000a
>                 GEN6_RC_STATE: 0x00000000
>               GEN6_RC_CONTROL: 0x88040000
>      GEN6_RC1_WAKE_RATE_LIMIT: 0x03e80000
>      GEN6_RC6_WAKE_RATE_LIMIT: 0x0028001e
>   GEN6_RC_EVALUATION_INTERVAL: 0x0001e848
>        GEN6_RC_IDLE_HYSTERSIS: 0x00000019
>                 GEN6_RC_SLEEP: 0x00000000
>           GEN6_RC1e_THRESHOLD: 0x000003e8
>            GEN6_RC6_THRESHOLD: 0x0000c350
>            GEN6_RC_VIDEO_FREQ: 0x08000000
>                    GEN6_PMIER: 0x00000470
>                    GEN6_PMIMR: 0xffffff8f
>                GEN6_PMINTRMSK: 0x0000005e
>             HSW_PWR_WELL_CTL1: 0x40000000
>             HSW_PWR_WELL_CTL2: 0xc0000000
>             HSW_PWR_WELL_CTL3: 0x40000000
>             HSW_PWR_WELL_CTL4: 0x40000000
>             HSW_PWR_WELL_CTL5: 0x0004050f
>             HSW_PWR_WELL_CTL6: 0x00000000
>           PIPE_DDI_FUNC_CTL_A: 0x00030000
>           PIPE_DDI_FUNC_CTL_B: 0xa3030106
>           PIPE_DDI_FUNC_CTL_C: 0xa3030106
>         PIPE_DDI_FUNC_CTL_EDP: 0x82200002
>                   DP_TP_CTL_A: 0x80040300
>                   DP_TP_CTL_B: 0x00000000
>                   DP_TP_CTL_C: 0x88000300
>                   DP_TP_CTL_D: 0x00000000
>                   DP_TP_CTL_E: 0x00000000
>                DP_TP_STATUS_A: 0x00000000
>                DP_TP_STATUS_B: 0x00000000
>                DP_TP_STATUS_C: 0x05820021
>                DP_TP_STATUS_D: 0x00000000
>                DP_TP_STATUS_E: 0x00000000
>                 DDI_BUF_CTL_A: 0x80000003
>                 DDI_BUF_CTL_B: 0x00000000
>                 DDI_BUF_CTL_C: 0x80000006
>                 DDI_BUF_CTL_D: 0x00000000
>                 DDI_BUF_CTL_E: 0x00000000
>                   PIXCLK_GATE: 0x00000000
>                      SPLL_CTL: 0x94000000
>                     LCPLL_CTL: 0x44000037
>                    WRPLL_CTL1: 0x00202418
>                    WRPLL_CTL2: 0x00202418
>                PORT_CLK_SEL_A: 0x20000000
>                PORT_CLK_SEL_B: 0xe0000000
>                PORT_CLK_SEL_C: 0x00000000
>                PORT_CLK_SEL_D: 0xe0000000
>                PORT_CLK_SEL_E: 0xe0000000
>                PIPE_CLK_SEL_A: 0x00000000
>                PIPE_CLK_SEL_B: 0x60000000
>                PIPE_CLK_SEL_C: 0x60000000
>            PIPE_WM_LINETIME_A: 0x001f0077
>            PIPE_WM_LINETIME_B: 0x0000006b
>            PIPE_WM_LINETIME_C: 0x0000006b
>                   SFUSE_STRAP: 0x00000006

Actions: View

Attachments on bug 82153: 104022 | 104023 | 104024 | 104025 | 104095 | 104100 | 104244

Use of freedesktop.org services, including Bugzilla, is subject to our Code of Conduct. How we collect and use information is described in our Privacy Policy.