Attachment 106124 Details for Bug 83520 – register dump

reg-dumper.txt (text/plain), 9.25 KB, created by Timo Aaltonen on 2014-09-11 10:41:39 UTC

(hide)

Description:

Filename:

MIME Type:

Creator: Timo Aaltonen

Created: 2014-09-11 10:41:39 UTC

Size: 9.25 KB

patch

obsolete

>             HSW_PWR_WELL_CTL1: 0x40000000
>             HSW_PWR_WELL_CTL2: 0xc0000000
>             HSW_PWR_WELL_CTL3: 0x40000000
>             HSW_PWR_WELL_CTL4: 0x40000000
>             HSW_PWR_WELL_CTL5: 0x0004050f
>             HSW_PWR_WELL_CTL6: 0x00000000
>           PIPE_DDI_FUNC_CTL_A: 0x00030000 (disabled, no port, HDMI, 8 bpc, +VSync, +HSync, EDP A ON, x1)
>           PIPE_DDI_FUNC_CTL_B: 0x00030000 (disabled, no port, HDMI, 8 bpc, +VSync, +HSync, EDP A ON, x1)
>           PIPE_DDI_FUNC_CTL_C: 0x00030000 (disabled, no port, HDMI, 8 bpc, +VSync, +HSync, EDP A ON, x1)
>         PIPE_DDI_FUNC_CTL_EDP: 0x82200006 (enabled, no port, DP SST, 6 bpc, -VSync, -HSync, EDP A ON, x4)
>                   DP_TP_CTL_A: 0x80040300
>                   DP_TP_CTL_B: 0x00000000
>                   DP_TP_CTL_C: 0x00000000
>                   DP_TP_CTL_D: 0x00000000
>                   DP_TP_CTL_E: 0x00000000
>                DP_TP_STATUS_B: 0x00000000
>                DP_TP_STATUS_C: 0x00000000
>                DP_TP_STATUS_D: 0x00000000
>                DP_TP_STATUS_E: 0x00000000
>                 DDI_BUF_CTL_A: 0x85000017 (enabled not reversed x4 detected)
>                 DDI_BUF_CTL_B: 0x00000000 (disabled not reversed x1 not detected)
>                 DDI_BUF_CTL_C: 0x00000000 (disabled not reversed x1 not detected)
>                 DDI_BUF_CTL_D: 0x00000000 (disabled not reversed x1 not detected)
>                 DDI_BUF_CTL_E: 0x00000080 (disabled not reversed x1 not detected)
>                      SPLL_CTL: 0x00000000
>                     LCPLL_CTL: 0x44000000
>                    WRPLL_CTL1: 0x00202418
>                    WRPLL_CTL2: 0x00202418
>                PORT_CLK_SEL_A: 0x20000000 (LCPLL 1350)
>                PORT_CLK_SEL_B: 0xe0000000 (None)
>                PORT_CLK_SEL_C: 0xe0000000 (None)
>                PORT_CLK_SEL_D: 0xe0000000 (None)
>                PORT_CLK_SEL_E: 0xe0000000 (None)
>                PIPE_CLK_SEL_A: 0x00000000 (None)
>                PIPE_CLK_SEL_B: 0x00000000 (None)
>                PIPE_CLK_SEL_C: 0x00000000 (None)
>                     WM_PIPE_A: 0x00300002 (primary 48, sprite 0, pipe 2)
>                     WM_PIPE_B: 0x00000000 (primary 0, sprite 0, pipe 0)
>                     WM_PIPE_C: 0x00000000 (primary 0, sprite 0, pipe 0)
>                        WM_LP1: 0x822a3702 (enabled, latency 2, fbc 2, pri 567, cur 2)
>                        WM_LP2: 0x8655be02 (enabled, latency 6, fbc 5, pri 446, cur 2)
>                        WM_LP3: 0x88670a02 (enabled, latency 8, fbc 6, pri 778, cur 2)
>                    WM_LP1_SPR: 0x00000000
>                    WM_LP2_SPR: 0x00000000
>                    WM_LP3_SPR: 0x00000000
>                       WM_MISC: 0x00000000
>                     WM_SR_CNT: 0x00000000
>            PIPE_WM_LINETIME_A: 0x00310049
>            PIPE_WM_LINETIME_B: 0x00000000
>            PIPE_WM_LINETIME_C: 0x00000000
>                        WM_DBG: 0x80000000
>                   SFUSE_STRAP: 0x00000006 (display enabled, crt no, lane reversal no, port b yes, port c yes, port d no)
>                      PIPEASRC: 0x0c7f0707 (3200, 1800)
>                      DSPACNTR: 0xd9000400 (enabled)
>                    DSPASTRIDE: 0x00003201 (200)
>                      DSPASURF: 0x07ccc000
>                   DSPATILEOFF: 0x00000000 (0, 0)
>                      PIPEBSRC: 0x00000000 (1, 1)
>                      DSPBCNTR: 0x00000000 (disabled)
>                    DSPBSTRIDE: 0x00000000 (0)
>                      DSPBSURF: 0x00000000
>                   DSPBTILEOFF: 0x00000000 (0, 0)
>                      PIPECSRC: 0x00000000 (1, 1)
>                      DSPCCNTR: 0x00000000 (disabled)
>                    DSPCSTRIDE: 0x00000000 (0)
>                      DSPCSURF: 0x00000000
>                   DSPCTILEOFF: 0x00000000 (0, 0)
>                     PIPEACONF: 0x40000000 (disabled, active, pf-pd, rotate 0, 8bpc)
>                      HTOTAL_A: 0x00000000 (1 active, 1 total)
>                      HBLANK_A: 0x00000000 (1 start, 1 end)
>                       HSYNC_A: 0x00000000 (1 start, 1 end)
>                      VTOTAL_A: 0x00000000 (1 active, 1 total)
>                      VBLANK_A: 0x00000000 (1 start, 1 end)
>                       VSYNC_A: 0x00000000 (1 start, 1 end)
>                  VSYNCSHIFT_A: 0x00000000
>                 PIPEA_DATA_M1: 0x00000000 (TU 1, val 0x0 0)
>                 PIPEA_DATA_N1: 0x00000000 (val 0x0 0)
>                 PIPEA_LINK_M1: 0x00000000 (val 0x0 0)
>                 PIPEA_LINK_N1: 0x00000000 (val 0x0 0)
>                     PIPEBCONF: 0x40000000 (disabled, active, pf-pd, rotate 0, 8bpc)
>                      HTOTAL_B: 0x00000000 (1 active, 1 total)
>                      HBLANK_B: 0x00000000 (1 start, 1 end)
>                       HSYNC_B: 0x00000000 (1 start, 1 end)
>                      VTOTAL_B: 0x00000000 (1 active, 1 total)
>                      VBLANK_B: 0x00000000 (1 start, 1 end)
>                       VSYNC_B: 0x00000000 (1 start, 1 end)
>                  VSYNCSHIFT_B: 0x00000000
>                 PIPEB_DATA_M1: 0x00000000 (TU 1, val 0x0 0)
>                 PIPEB_DATA_N1: 0x00000000 (val 0x0 0)
>                 PIPEB_LINK_M1: 0x00000000 (val 0x0 0)
>                 PIPEB_LINK_N1: 0x00000000 (val 0x0 0)
>                     PIPECCONF: 0x40000000 (disabled, active, pf-pd, rotate 0, 8bpc)
>                      HTOTAL_C: 0x00000000 (1 active, 1 total)
>                      HBLANK_C: 0x00000000 (1 start, 1 end)
>                       HSYNC_C: 0x00000000 (1 start, 1 end)
>                      VTOTAL_C: 0x00000000 (1 active, 1 total)
>                      VBLANK_C: 0x00000000 (1 start, 1 end)
>                       VSYNC_C: 0x00000000 (1 start, 1 end)
>                  VSYNCSHIFT_C: 0x00000000
>                 PIPEC_DATA_M1: 0x00000000 (TU 1, val 0x0 0)
>                 PIPEC_DATA_N1: 0x00000000 (val 0x0 0)
>                 PIPEC_LINK_M1: 0x00000000 (val 0x0 0)
>                 PIPEC_LINK_N1: 0x00000000 (val 0x0 0)
>                   PIPEEDPCONF: 0xc0000000 (enabled, active, pf-pd, rotate 0, 8bpc)
>                    HTOTAL_EDP: 0x0cf30c7f (3200 active, 3316 total)
>                    HBLANK_EDP: 0x0cf30c7f (3200 start, 3316 end)
>                     HSYNC_EDP: 0x0ccf0caf (3248 start, 3280 end)
>                    VTOTAL_EDP: 0x07170707 (1800 active, 1816 total)
>                    VBLANK_EDP: 0x07170707 (1800 start, 1816 end)
>                     VSYNC_EDP: 0x070e0709 (1802 start, 1807 end)
>                VSYNCSHIFT_EDP: 0x00000000
>               PIPEEDP_DATA_M1: 0x7e60596d (TU 64, val 0x60596d 6314349)
>               PIPEEDP_DATA_N1: 0x00800000 (val 0x800000 8388608)
>               PIPEEDP_LINK_M1: 0x000ab49a (val 0xab49a 701594)
>               PIPEEDP_LINK_N1: 0x00080000 (val 0x80000 524288)
>                     PFA_CTL_1: 0x00000000 (disable, auto_scale yes, auto_scale_cal no, v_filter enable, vadapt disable, mode least, filter_sel programmed,chroma pre-filter disable, vert3tap auto, v_inter_invert field 1)
>                   PFA_WIN_POS: 0x00000000 (0, 0)
>                  PFA_WIN_SIZE: 0x00000000 (0, 0)
>                     PFB_CTL_1: 0x00000000 (disable, auto_scale yes, auto_scale_cal no, v_filter enable, vadapt disable, mode least, filter_sel programmed,chroma pre-filter disable, vert3tap auto, v_inter_invert field 1)
>                   PFB_WIN_POS: 0x00000000 (0, 0)
>                  PFB_WIN_SIZE: 0x00000000 (0, 0)
>                     PFC_CTL_1: 0x00000000 (disable, auto_scale yes, auto_scale_cal no, v_filter enable, vadapt disable, mode least, filter_sel programmed,chroma pre-filter disable, vert3tap auto, v_inter_invert field 1)
>                   PFC_WIN_POS: 0x00000000 (0, 0)
>                  PFC_WIN_SIZE: 0x00000000 (0, 0)
>                TRANS_HTOTAL_A: 0x00000006 (7 active, 1 total)
>                TRANS_HBLANK_A: 0x00000006 (7 start, 1 end)
>                 TRANS_HSYNC_A: 0x00000006 (7 start, 1 end)
>                TRANS_VTOTAL_A: 0x00000006 (7 active, 1 total)
>                TRANS_VBLANK_A: 0x00000006 (7 start, 1 end)
>                 TRANS_VSYNC_A: 0x00000006 (7 start, 1 end)
>            TRANS_VSYNCSHIFT_A: 0x00000006
>                    TRANSACONF: 0x00000006 (disable, inactive, progressive)
>                  FDI_RXA_MISC: 0x00000006 (FDI Delay 6)
>               FDI_RXA_TUSIZE1: 0x00000006
>                   FDI_RXA_IIR: 0x00000006
>                   FDI_RXA_IMR: 0x00000006
>              BLC_PWM_CPU_CTL2: 0x60000000 (enable 0, pipe EDP, blinking 0, granularity 128)
>               BLC_PWM_CPU_CTL: 0x03a903a9 (cycle 937, freq 937)
>             BLC_PWM2_CPU_CTL2: 0x00000000 (enable 0, pipe A, blinking 0, granularity 128)
>              BLC_PWM2_CPU_CTL: 0x00000000 (cycle 0, freq 0)
>                  BLC_MISC_CTL: 0x00000000 (PWM1-PCH PWM2-CPU)
>              BLC_PWM_PCH_CTL1: 0xc0000000 (enable 1, override 1, inverted polarity 0)
>              BLC_PWM_PCH_CTL2: 0x03a903a9 (freq 937, cycle 937)
>                  UTIL_PIN_CTL: 0x00000000 (enable 0, transcoder A, mode data, data 0 inverted polarity 0)
>                 PCH_PP_STATUS: 0x80000008 (on, not ready, sequencing idle)
>                PCH_PP_CONTROL: 0xabcd0007 (blacklight enabled, power down on reset, panel on)
>              PCH_PP_ON_DELAYS: 0x04b00001
>             PCH_PP_OFF_DELAYS: 0x01f40001
>                PCH_PP_DIVISOR: 0x0004af06
>                   PIXCLK_GATE: 0x0004af06
>                        SDEISR: 0x00800000 (port d:1, port c:0, port b:0, crt:0)
>            RC6_RESIDENCY_TIME: 0x01c881c1

Actions: View

Attachments on bug 83520: 106124

Use of freedesktop.org services, including Bugzilla, is subject to our Code of Conduct. How we collect and use information is described in our Privacy Policy.