Attachment 13993 Details for Bug 14249 – intel_reg_dumper's output just before suspending

intel_reg_dumper's output just before suspending

regdump_just_before (text/plain), 7.89 KB, created by Benjamin Pineau on 2008-01-28 15:31:42 UTC

(hide)

Description:

Filename:

MIME Type:

Creator: Benjamin Pineau

Created: 2008-01-28 15:31:42 UTC

Size: 7.89 KB

patch

obsolete

>(II): DumpRegsBegin
>(II):    VCLK_DIVISOR_VGA0: 0x00031108 (n = 3, m1 = 17, m2 = 8)
>(II):    VCLK_DIVISOR_VGA1: 0x00031406 (n = 3, m1 = 20, m2 = 6)
>(II):        VCLK_POST_DIV: 0x00020002 (vga0 p1 = 4, p2 = 2, vga1 p1 = 2, p2 = 2)
>(II):            DPLL_TEST: 0x00010001 ()
>(II):              D_STATE: 0x00000000
>(II):        DSPCLK_GATE_D: 0x00040000
>(II):       RENCLK_GATE_D1: 0x20800000
>(II):       RENCLK_GATE_D2: 0x00000000
>(II):                SDVOB: 0x0008001c (disabled, pipe A, stall disabled, detected)
>(II):                SDVOC: 0x00080018 (disabled, pipe A, stall disabled, not detected)
>(II):              SDVOUDI: 0x00000000
>(II):               DSPARB: 0x00001d9c
>(II):               DSPFW1: 0x1f8f0f0f
>(II):               DSPFW2: 0x00000f0f
>(II):               DSPFW3: 0x00000000
>(II):                 ADPA: 0x80008018 (enabled, pipe A, +hsync, +vsync)
>(II):                 LVDS: 0x00000000 (disabled, pipe A, 18 bit, 1 channel)
>(II):                 DVOA: 0x00000000 (disabled, pipe A, no stall, -hsync, -vsync)
>(II):                 DVOB: 0x0008001c (disabled, pipe A, no stall, +hsync, +vsync)
>(II):                 DVOC: 0x00080018 (disabled, pipe A, no stall, +hsync, +vsync)
>(II):          DVOA_SRCDIM: 0x00000000
>(II):          DVOB_SRCDIM: 0x00000000
>(II):          DVOC_SRCDIM: 0x00000000
>(II):           PP_CONTROL: 0x00000000 (power target: off)
>(II):            PP_STATUS: 0x00000000 (off, not ready, sequencing idle)
>(II):         PFIT_CONTROL: 0x00000000
>(II):      PFIT_PGM_RATIOS: 0x00000000
>(II):      PORT_HOTPLUG_EN: 0x00000020
>(II):    PORT_HOTPLUG_STAT: 0x00000b00
>(II):             DSPACNTR: 0x58000400 (disabled, pipe A)
>(II):           DSPASTRIDE: 0x00000a00 (2560 bytes)
>(II):              DSPAPOS: 0x00000000 (0, 0)
>(II):             DSPASIZE: 0x00000000 (1, 1)
>(II):             DSPABASE: 0x00000000
>(II):             DSPASURF: 0x00000000
>(II):          DSPATILEOFF: 0x00000000
>(II):            PIPEACONF: 0xc0000000 (enabled, active)
>(II):             PIPEASRC: 0x04ff03ff (1280, 1024)
>(II):         FBC_CFB_BASE: 0xffffffff
>(II):          FBC_LL_BASE: 0xffffffff
>(II):          FBC_CONTROL: 0xffffffff
>(II):          FBC_COMMAND: 0xffffffff
>(II):           FBC_STATUS: 0xffffffff
>(II):         FBC_CONTROL2: 0xffffffff
>(II):        FBC_FENCE_OFF: 0xffffffff
>(II):          FBC_MOD_NUM: 0xffffffff
>(II):                 FPA0: 0x00020e08 (n = 2, m1 = 14, m2 = 8)
>(II):                 FPA1: 0x00031108 (n = 3, m1 = 17, m2 = 8)
>(II):               DPLL_A: 0x84020c00 (enabled, non-dvo, VGA, default clock, DAC/serial mode, p1 = 2, p2 = 10)
>(II):            DPLL_A_MD: 0x00000003
>(II):             HTOTAL_A: 0x069704ff (1280 active, 1688 total)
>(II):             HBLANK_A: 0x069704ff (1280 start, 1688 end)
>(II):              HSYNC_A: 0x059f052f (1328 start, 1440 end)
>(II):             VTOTAL_A: 0x042903ff (1024 active, 1066 total)
>(II):             VBLANK_A: 0x042903ff (1024 start, 1066 end)
>(II):              VSYNC_A: 0x04030400 (1025 start, 1028 end)
>(II):            BCLRPAT_A: 0x00000000
>(II):         VSYNCSHIFT_A: 0x00000000
>(II):             DSPBCNTR: 0x01000000 (disabled, pipe B)
>(II):           DSPBSTRIDE: 0x00000000 (0 bytes)
>(II):              DSPBPOS: 0x00000000 (0, 0)
>(II):             DSPBSIZE: 0x00000000 (1, 1)
>(II):             DSPBBASE: 0x00000000
>(II):             DSPBSURF: 0x00000000
>(II):          DSPBTILEOFF: 0x00000000
>(II):            PIPEBCONF: 0xc0000000 (enabled, active)
>(II):             PIPEBSRC: 0x027f01df (640, 480)
>(II):                 FPB0: 0x00031108 (n = 3, m1 = 17, m2 = 8)
>(II):                 FPB1: 0x00031108 (n = 3, m1 = 17, m2 = 8)
>(II):               DPLL_B: 0x84800c00 (enabled, non-dvo, VGA, default clock, DAC/serial mode, p1 = 8, p2 = 10)
>(II):            DPLL_B_MD: 0x00000303
>(II):             HTOTAL_B: 0x031f027f (640 active, 800 total)
>(II):             HBLANK_B: 0x03170287 (648 start, 792 end)
>(II):              HSYNC_B: 0x02ef028f (656 start, 752 end)
>(II):             VTOTAL_B: 0x020c01df (480 active, 525 total)
>(II):             VBLANK_B: 0x020401e7 (488 start, 517 end)
>(II):              VSYNC_B: 0x01eb01e9 (490 start, 492 end)
>(II):            BCLRPAT_B: 0x00000000
>(II):         VSYNCSHIFT_B: 0x00000000
>(II):    VCLK_DIVISOR_VGA0: 0x00031108
>(II):    VCLK_DIVISOR_VGA1: 0x00031406
>(II):        VCLK_POST_DIV: 0x00020002
>(II):             VGACNTRL: 0x0000008e (enabled)
>(II):               TV_CTL: 0x00000000
>(II):               TV_DAC: 0x00000000
>(II):             TV_CSC_Y: 0x00000000
>(II):            TV_CSC_Y2: 0x00000000
>(II):             TV_CSC_U: 0x00000000
>(II):            TV_CSC_U2: 0x00000000
>(II):             TV_CSC_V: 0x00000000
>(II):            TV_CSC_V2: 0x00000000
>(II):         TV_CLR_KNOBS: 0x00000000
>(II):         TV_CLR_LEVEL: 0x00000000
>(II):           TV_H_CTL_1: 0x00000000
>(II):           TV_H_CTL_2: 0x00000000
>(II):           TV_H_CTL_3: 0x00000000
>(II):           TV_V_CTL_1: 0x00000000
>(II):           TV_V_CTL_2: 0x00000000
>(II):           TV_V_CTL_3: 0x00000000
>(II):           TV_V_CTL_4: 0x00000000
>(II):           TV_V_CTL_5: 0x00000000
>(II):           TV_V_CTL_6: 0x00000000
>(II):           TV_V_CTL_7: 0x00000000
>(II):          TV_SC_CTL_1: 0x00000000
>(II):          TV_SC_CTL_2: 0x00000000
>(II):          TV_SC_CTL_3: 0x00000000
>(II):           TV_WIN_POS: 0x00000000
>(II):          TV_WIN_SIZE: 0x00000000
>(II):      TV_FILTER_CTL_1: 0x00000000
>(II):      TV_FILTER_CTL_2: 0x00000000
>(II):      TV_FILTER_CTL_3: 0x00000000
>(II):        TV_CC_CONTROL: 0x00000000
>(II):           TV_CC_DATA: 0x00000000
>(II):          TV_H_LUMA_0: 0x00000000
>(II):         TV_H_LUMA_59: 0x00000000
>(II):        TV_H_CHROMA_0: 0x00000000
>(II):       TV_H_CHROMA_59: 0x00000000
>(II):                 SR00: 0x03
>(II):                 SR01: 0x00
>(II):                 SR02: 0x03
>(II):                 SR03: 0x04
>(II):                 SR04: 0x02
>(II):                 SR05: 0x00
>(II):                 SR06: 0x00
>(II):                 SR07: 0x00
>(II):                  MSR: 0x67
>(II):                  ARX: 0x30
>(II):                 AR00: 0x00
>(II):                 AR01: 0x01
>(II):                 AR02: 0x02
>(II):                 AR03: 0x03
>(II):                 AR04: 0x04
>(II):                 AR05: 0x05
>(II):                 AR06: 0x14
>(II):                 AR07: 0x07
>(II):                 AR08: 0x38
>(II):                 AR09: 0x39
>(II):                 AR0a: 0x3a
>(II):                 AR0b: 0x3b
>(II):                 AR0c: 0x3c
>(II):                 AR0d: 0x3d
>(II):                 AR0e: 0x3e
>(II):                 AR0f: 0x3f
>(II):                 AR10: 0x0c
>(II):                 AR11: 0x00
>(II):                 AR12: 0x0f
>(II):                 AR13: 0x08
>(II):                 AR14: 0x00
>(II):                 CR00: 0x5f
>(II):                 CR01: 0x4f
>(II):                 CR02: 0x50
>(II):                 CR03: 0x82
>(II):                 CR04: 0x55
>(II):                 CR05: 0x81
>(II):                 CR06: 0xbf
>(II):                 CR07: 0x1f
>(II):                 CR08: 0x00
>(II):                 CR09: 0x4f
>(II):                 CR0a: 0x0d
>(II):                 CR0b: 0x0e
>(II):                 CR0c: 0x00
>(II):                 CR0d: 0x00
>(II):                 CR0e: 0x04
>(II):                 CR0f: 0x23
>(II):                 CR10: 0x9c
>(II):                 CR11: 0x8e
>(II):                 CR12: 0x8f
>(II):                 CR13: 0x28
>(II):                 CR14: 0x1f
>(II):                 CR15: 0x96
>(II):                 CR16: 0xb9
>(II):                 CR17: 0xa3
>(II):                 CR18: 0xff
>(II):                 CR19: 0x00
>(II):                 CR1a: 0x00
>(II):                 CR1b: 0x00
>(II):                 CR1c: 0x00
>(II):                 CR1d: 0x00
>(II):                 CR1e: 0x00
>(II):                 CR1f: 0x00
>(II):                 CR20: 0x00
>(II):                 CR21: 0x00
>(II):                 CR22: 0x20
>(II):                 CR23: 0x00
>(II):                 CR24: 0x80
>(II): pipe A dot 108000 n 2 m1 14 m2 8 p1 2 p2 10
>(II): pipe B dot 25200 n 3 m1 17 m2 8 p1 8 p2 10
>(II): DumpRegsEnd

Actions: View

Attachments on bug 14249: 13941 | 13942 | 13943 | 13944 | 13945 | 13946 | 13947 | 13993 | 13994 | 13995 | 13996 | 14182 | 14199 | 14200 | 14201 | 14203 | 14204 | 14205 | 14207 | 14208 | 14209

Use of freedesktop.org services, including Bugzilla, is subject to our Code of Conduct. How we collect and use information is described in our Privacy Policy.