Attachment 142417 Details for Bug 108503 – dmesg output from booting psr-debug-108503 rev 2, admgpu disabled

dmesg output from booting psr-debug-108503 rev 2, admgpu disabled

dmesg.psr-debug-108503.2 (text/plain), 481.63 KB, created by Ronald on 2018-11-09 02:33:39 UTC

(hide)

Description:

Filename:

MIME Type:

Creator: Ronald

Created: 2018-11-09 02:33:39 UTC

Size: 481.63 KB

patch

obsolete

>Nov 08 18:16:55 Linux version 4.20.0-rc1-drm (...) (gcc version 8.2.1 20181011 (Red Hat 8.2.1-4) (GCC)) #18 SMP Thu Nov 8 16:05:07 PST 2018
>Nov 08 18:16:55 Command line: BOOT_IMAGE=/vmlinuz-4.20.0-rc1-drm root=/dev/mapper/luks-7d238e07-c0ca-40f5-b0b8-5272c02bd87b ro rd.luks.uuid=luks-7d238e07-c0ca-40f5-b0b8-5272c02bd87b rhgb quiet intel_iommu=on LANG=en_US.UTF-8 drm.debug=0x1e
>Nov 08 18:16:55 x86/fpu: Supporting XSAVE feature 0x001: 'x87 floating point registers'
>Nov 08 18:16:55 x86/fpu: Supporting XSAVE feature 0x002: 'SSE registers'
>Nov 08 18:16:55 x86/fpu: Supporting XSAVE feature 0x004: 'AVX registers'
>Nov 08 18:16:55 x86/fpu: Supporting XSAVE feature 0x008: 'MPX bounds registers'
>Nov 08 18:16:55 x86/fpu: Supporting XSAVE feature 0x010: 'MPX CSR'
>Nov 08 18:16:55 x86/fpu: xstate_offset[2]:  576, xstate_sizes[2]:  256
>Nov 08 18:16:55 x86/fpu: xstate_offset[3]:  832, xstate_sizes[3]:   64
>Nov 08 18:16:55 x86/fpu: xstate_offset[4]:  896, xstate_sizes[4]:   64
>Nov 08 18:16:55 x86/fpu: Enabled xstate features 0x1f, context size is 960 bytes, using 'compacted' format.
>Nov 08 18:16:55 BIOS-provided physical RAM map:
>Nov 08 18:16:55 BIOS-e820: [mem 0x0000000000000000-0x0000000000057fff] usable
>Nov 08 18:16:55 BIOS-e820: [mem 0x0000000000058000-0x0000000000058fff] reserved
>Nov 08 18:16:55 BIOS-e820: [mem 0x0000000000059000-0x000000000009dfff] usable
>Nov 08 18:16:55 BIOS-e820: [mem 0x000000000009e000-0x00000000000fffff] reserved
>Nov 08 18:16:55 BIOS-e820: [mem 0x0000000000100000-0x0000000074024fff] usable
>Nov 08 18:16:55 BIOS-e820: [mem 0x0000000074025000-0x0000000074376fff] reserved
>Nov 08 18:16:55 BIOS-e820: [mem 0x0000000074377000-0x0000000074e07fff] usable
>Nov 08 18:16:55 BIOS-e820: [mem 0x0000000074e08000-0x0000000074e08fff] ACPI NVS
>Nov 08 18:16:55 BIOS-e820: [mem 0x0000000074e09000-0x0000000074e52fff] reserved
>Nov 08 18:16:55 BIOS-e820: [mem 0x0000000074e53000-0x000000007507dfff] usable
>Nov 08 18:16:55 BIOS-e820: [mem 0x000000007507e000-0x000000007507efff] reserved
>Nov 08 18:16:55 BIOS-e820: [mem 0x000000007507f000-0x000000007ac7efff] usable
>Nov 08 18:16:55 BIOS-e820: [mem 0x000000007ac7f000-0x000000007af4efff] reserved
>Nov 08 18:16:55 BIOS-e820: [mem 0x000000007af4f000-0x000000007af9efff] ACPI NVS
>Nov 08 18:16:55 BIOS-e820: [mem 0x000000007af9f000-0x000000007affefff] ACPI data
>Nov 08 18:16:55 BIOS-e820: [mem 0x000000007afff000-0x000000007affffff] usable
>Nov 08 18:16:55 BIOS-e820: [mem 0x000000007b000000-0x000000007fffffff] reserved
>Nov 08 18:16:55 BIOS-e820: [mem 0x00000000e00fa000-0x00000000e00fafff] reserved
>Nov 08 18:16:55 BIOS-e820: [mem 0x00000000e00fd000-0x00000000e00fdfff] reserved
>Nov 08 18:16:55 BIOS-e820: [mem 0x00000000fe000000-0x00000000fe010fff] reserved
>Nov 08 18:16:55 BIOS-e820: [mem 0x00000000ff939000-0x00000000ff968fff] reserved
>Nov 08 18:16:55 BIOS-e820: [mem 0x0000000100000000-0x000000047effffff] usable
>Nov 08 18:16:55 NX (Execute Disable) protection: active
>Nov 08 18:16:55 e820: update [mem 0x72425018-0x72433c57] usable ==> usable
>Nov 08 18:16:55 e820: update [mem 0x72425018-0x72433c57] usable ==> usable
>Nov 08 18:16:55 e820: update [mem 0x72413018-0x724240d5] usable ==> usable
>Nov 08 18:16:55 e820: update [mem 0x72413018-0x724240d5] usable ==> usable
>Nov 08 18:16:55 extended physical RAM map:
>Nov 08 18:16:55 reserve setup_data: [mem 0x0000000000000000-0x0000000000057fff] usable
>Nov 08 18:16:55 reserve setup_data: [mem 0x0000000000058000-0x0000000000058fff] reserved
>Nov 08 18:16:55 reserve setup_data: [mem 0x0000000000059000-0x000000000009dfff] usable
>Nov 08 18:16:55 reserve setup_data: [mem 0x000000000009e000-0x00000000000fffff] reserved
>Nov 08 18:16:55 reserve setup_data: [mem 0x0000000000100000-0x0000000072413017] usable
>Nov 08 18:16:55 reserve setup_data: [mem 0x0000000072413018-0x00000000724240d5] usable
>Nov 08 18:16:55 reserve setup_data: [mem 0x00000000724240d6-0x0000000072425017] usable
>Nov 08 18:16:55 reserve setup_data: [mem 0x0000000072425018-0x0000000072433c57] usable
>Nov 08 18:16:55 reserve setup_data: [mem 0x0000000072433c58-0x0000000074024fff] usable
>Nov 08 18:16:55 reserve setup_data: [mem 0x0000000074025000-0x0000000074376fff] reserved
>Nov 08 18:16:55 reserve setup_data: [mem 0x0000000074377000-0x0000000074e07fff] usable
>Nov 08 18:16:55 reserve setup_data: [mem 0x0000000074e08000-0x0000000074e08fff] ACPI NVS
>Nov 08 18:16:55 reserve setup_data: [mem 0x0000000074e09000-0x0000000074e52fff] reserved
>Nov 08 18:16:55 reserve setup_data: [mem 0x0000000074e53000-0x000000007507dfff] usable
>Nov 08 18:16:55 reserve setup_data: [mem 0x000000007507e000-0x000000007507efff] reserved
>Nov 08 18:16:55 reserve setup_data: [mem 0x000000007507f000-0x000000007ac7efff] usable
>Nov 08 18:16:55 reserve setup_data: [mem 0x000000007ac7f000-0x000000007af4efff] reserved
>Nov 08 18:16:55 reserve setup_data: [mem 0x000000007af4f000-0x000000007af9efff] ACPI NVS
>Nov 08 18:16:55 reserve setup_data: [mem 0x000000007af9f000-0x000000007affefff] ACPI data
>Nov 08 18:16:55 reserve setup_data: [mem 0x000000007afff000-0x000000007affffff] usable
>Nov 08 18:16:55 reserve setup_data: [mem 0x000000007b000000-0x000000007fffffff] reserved
>Nov 08 18:16:55 reserve setup_data: [mem 0x00000000e00fa000-0x00000000e00fafff] reserved
>Nov 08 18:16:55 reserve setup_data: [mem 0x00000000e00fd000-0x00000000e00fdfff] reserved
>Nov 08 18:16:55 reserve setup_data: [mem 0x00000000fe000000-0x00000000fe010fff] reserved
>Nov 08 18:16:55 reserve setup_data: [mem 0x00000000ff939000-0x00000000ff968fff] reserved
>Nov 08 18:16:55 reserve setup_data: [mem 0x0000000100000000-0x000000047effffff] usable
>Nov 08 18:16:55 efi: EFI v2.40 by Apple
>Nov 08 18:16:55 efi:  ACPI=0x7affe000  ACPI 2.0=0x7affe014  SMBIOS=0x7aeff000  SMBIOS 3.0=0x7aefd000 
>Nov 08 18:16:55 SMBIOS 3.0.0 present.
>Nov 08 18:16:55 DMI: Apple Inc. MacBookPro13,3/Mac-A5C67F76ED83108C, BIOS MBP133.88Z.0247.B00.1806261159 06/26/2018
>Nov 08 18:16:55 tsc: Detected 2900.000 MHz processor
>Nov 08 18:16:55 tsc: Detected 2904.000 MHz TSC
>Nov 08 18:16:55 e820: update [mem 0x00000000-0x00000fff] usable ==> reserved
>Nov 08 18:16:55 e820: remove [mem 0x000a0000-0x000fffff] usable
>Nov 08 18:16:55 last_pfn = 0x47f000 max_arch_pfn = 0x400000000
>Nov 08 18:16:55 MTRR default type: write-back
>Nov 08 18:16:55 MTRR fixed ranges enabled:
>Nov 08 18:16:55   00000-9FFFF write-back
>Nov 08 18:16:55   A0000-BFFFF uncachable
>Nov 08 18:16:55   C0000-DFFFF write-protect
>Nov 08 18:16:55   E0000-FFFFF uncachable
>Nov 08 18:16:55 MTRR variable ranges enabled:
>Nov 08 18:16:55   0 base 0080000000 mask 7F80000000 uncachable
>Nov 08 18:16:55   1 base 007C000000 mask 7FFC000000 uncachable
>Nov 08 18:16:55   2 base 007B000000 mask 7FFF000000 uncachable
>Nov 08 18:16:55   3 base 4000000000 mask 4000000000 uncachable
>Nov 08 18:16:55   4 disabled
>Nov 08 18:16:55   5 disabled
>Nov 08 18:16:55   6 disabled
>Nov 08 18:16:55   7 disabled
>Nov 08 18:16:55   8 disabled
>Nov 08 18:16:55   9 disabled
>Nov 08 18:16:55 x86/PAT: Configuration [0-7]: WB  WC  UC- UC  WB  WP  UC- WT  
>Nov 08 18:16:55 last_pfn = 0x7b000 max_arch_pfn = 0x400000000
>Nov 08 18:16:55 Base memory trampoline at [(____ptrval____)] 98000 size 24576
>Nov 08 18:16:55 Using GB pages for direct mapping
>Nov 08 18:16:55 BRK [0x2c7201000, 0x2c7201fff] PGTABLE
>Nov 08 18:16:55 BRK [0x2c7202000, 0x2c7202fff] PGTABLE
>Nov 08 18:16:55 BRK [0x2c7203000, 0x2c7203fff] PGTABLE
>Nov 08 18:16:55 BRK [0x2c7204000, 0x2c7204fff] PGTABLE
>Nov 08 18:16:55 BRK [0x2c7205000, 0x2c7205fff] PGTABLE
>Nov 08 18:16:55 BRK [0x2c7206000, 0x2c7206fff] PGTABLE
>Nov 08 18:16:55 BRK [0x2c7207000, 0x2c7207fff] PGTABLE
>Nov 08 18:16:55 BRK [0x2c7208000, 0x2c7208fff] PGTABLE
>Nov 08 18:16:55 BRK [0x2c7209000, 0x2c7209fff] PGTABLE
>Nov 08 18:16:55 BRK [0x2c720a000, 0x2c720afff] PGTABLE
>Nov 08 18:16:55 BRK [0x2c720b000, 0x2c720bfff] PGTABLE
>Nov 08 18:16:55 BRK [0x2c720c000, 0x2c720cfff] PGTABLE
>Nov 08 18:16:55 Secure boot disabled
>Nov 08 18:16:55 RAMDISK: [mem 0x3bcd2000-0x3cdd1fff]
>Nov 08 18:16:55 ACPI: Early table checksum verification disabled
>Nov 08 18:16:55 ACPI: RSDP 0x000000007AFFE014 000024 (v02 APPLE )
>Nov 08 18:16:55 ACPI: XSDT 0x000000007AFC6188 0000D4 (v01 APPLE  Apple00  00000000      01000013)
>Nov 08 18:16:55 ACPI: FACP 0x000000007AFF8000 0000F4 (v05 APPLE  Apple00  00000000 Loki 0000005F)
>Nov 08 18:16:55 ACPI: DSDT 0x000000007AFEB000 00869F (v02 APPLE  MacBookP 00150001 INTL 20140424)
>Nov 08 18:16:55 ACPI: FACS 0x000000007AF9B000 000040
>Nov 08 18:16:55 ACPI: UEFI 0x000000007AF9D000 000042 (v01 INTEL  EDK2     00000002      01000013)
>Nov 08 18:16:55 ACPI: ECDT 0x000000007AFFA000 000053 (v01 APPLE  Apple00  00000001 Loki 0000005F)
>Nov 08 18:16:55 ACPI: HPET 0x000000007AFF7000 000038 (v01 APPLE  Apple00  00000001 Loki 0000005F)
>Nov 08 18:16:55 ACPI: APIC 0x000000007AFF6000 0000BC (v02 APPLE  Apple00  00000001 Loki 0000005F)
>Nov 08 18:16:55 ACPI: MCFG 0x000000007AFF5000 00003C (v01 APPLE  Apple00  00000001 Loki 0000005F)
>Nov 08 18:16:55 ACPI: SBST 0x000000007AFF4000 000030 (v01 APPLE  Apple00  00000001 Loki 0000005F)
>Nov 08 18:16:55 ACPI: SSDT 0x000000007AFEA000 000024 (v01 APPLE  SmcDppt  00001000 INTL 20140424)
>Nov 08 18:16:55 ACPI: SSDT 0x000000007AFE9000 0007FD (v02 APPLE  PEG0GFX0 00001000 INTL 20140424)
>Nov 08 18:16:55 ACPI: SSDT 0x000000007AFE8000 000024 (v01 APPLE  PEG0SSD0 00001000 INTL 20140424)
>Nov 08 18:16:55 ACPI: SSDT 0x000000007AFE5000 000031 (v01 APPLE  SsdtS3   00001000 INTL 20140424)
>Nov 08 18:16:55 ACPI: SSDT 0x000000007AFE4000 0000DD (v01 APPLE  SataAhci 00001000 INTL 20140424)
>Nov 08 18:16:55 ACPI: SSDT 0x000000007AFE3000 0000B8 (v01 APPLE  Sdxc     00001000 INTL 20140424)
>Nov 08 18:16:55 ACPI: SSDT 0x000000007AFCE000 00996E (v02 APPLE  TbtPEG12 00001000 INTL 20140424)
>Nov 08 18:16:55 ACPI: SSDT 0x000000007AFCD000 000C32 (v02 APPLE  Xhci     00001000 INTL 20140424)
>Nov 08 18:16:55 ACPI: SSDT 0x000000007AFCC000 000612 (v02 PmRef  Cpu0Ist  00003000 INTL 20140424)
>Nov 08 18:16:55 ACPI: SSDT 0x000000007AFCB000 0005AA (v02 PmRef  ApIst    00003000 INTL 20140424)
>Nov 08 18:16:55 ACPI: SSDT 0x000000007AFCA000 000295 (v02 PmRef  Cpu0Cst  00003001 INTL 20140424)
>Nov 08 18:16:55 ACPI: SSDT 0x000000007AFC9000 000119 (v02 PmRef  ApCst    00003000 INTL 20140424)
>Nov 08 18:16:55 ACPI: SSDT 0x000000007AFC8000 000EEF (v02 CpuRef CpuSsdt  00003000 INTL 20140424)
>Nov 08 18:16:55 ACPI: DMAR 0x000000007AFC7000 000160 (v01 APPLE  SKL      00000001 INTL 00000001)
>Nov 08 18:16:55 ACPI: VFCT 0x000000007AFB7000 00EC84 (v01 APPLE  Apple00  00000001 AMD  31504F47)
>Nov 08 18:16:55 ACPI: DMI detected to setup _OSI("Darwin"): Apple hardware
>Nov 08 18:16:55 ACPI: Local APIC address 0xfee00000
>Nov 08 18:16:55 No NUMA configuration found
>Nov 08 18:16:55 Faking a node at [mem 0x0000000000000000-0x000000047effffff]
>Nov 08 18:16:55 NODE_DATA(0) allocated [mem 0x47efd5000-0x47effffff]
>Nov 08 18:16:55 Zone ranges:
>Nov 08 18:16:55   DMA      [mem 0x0000000000001000-0x0000000000ffffff]
>Nov 08 18:16:55   DMA32    [mem 0x0000000001000000-0x00000000ffffffff]
>Nov 08 18:16:55   Normal   [mem 0x0000000100000000-0x000000047effffff]
>Nov 08 18:16:55   Device   empty
>Nov 08 18:16:55 Movable zone start for each node
>Nov 08 18:16:55 Early memory node ranges
>Nov 08 18:16:55   node   0: [mem 0x0000000000001000-0x0000000000057fff]
>Nov 08 18:16:55   node   0: [mem 0x0000000000059000-0x000000000009dfff]
>Nov 08 18:16:55   node   0: [mem 0x0000000000100000-0x0000000074024fff]
>Nov 08 18:16:55   node   0: [mem 0x0000000074377000-0x0000000074e07fff]
>Nov 08 18:16:55   node   0: [mem 0x0000000074e53000-0x000000007507dfff]
>Nov 08 18:16:55   node   0: [mem 0x000000007507f000-0x000000007ac7efff]
>Nov 08 18:16:55   node   0: [mem 0x000000007afff000-0x000000007affffff]
>Nov 08 18:16:55   node   0: [mem 0x0000000100000000-0x000000047effffff]
>Nov 08 18:16:55 Zeroed struct page in unavailable ranges: 22402 pages
>Nov 08 18:16:55 Initmem setup node 0 [mem 0x0000000000001000-0x000000047effffff]
>Nov 08 18:16:55 On node 0 totalpages: 4167806
>Nov 08 18:16:55   DMA zone: 64 pages used for memmap
>Nov 08 18:16:55   DMA zone: 21 pages reserved
>Nov 08 18:16:55   DMA zone: 3996 pages, LIFO batch:0
>Nov 08 18:16:55   DMA32 zone: 7780 pages used for memmap
>Nov 08 18:16:55   DMA32 zone: 497890 pages, LIFO batch:63
>Nov 08 18:16:55   Normal zone: 57280 pages used for memmap
>Nov 08 18:16:55   Normal zone: 3665920 pages, LIFO batch:63
>Nov 08 18:16:55 Reserving Intel graphics memory at [mem 0x7c000000-0x7fffffff]
>Nov 08 18:16:55 ACPI: PM-Timer IO Port: 0x1808
>Nov 08 18:16:55 ACPI: Local APIC address 0xfee00000
>Nov 08 18:16:55 ACPI: LAPIC_NMI (acpi_id[0x01] high edge lint[0x1])
>Nov 08 18:16:55 ACPI: LAPIC_NMI (acpi_id[0x02] high edge lint[0x1])
>Nov 08 18:16:55 ACPI: LAPIC_NMI (acpi_id[0x03] high edge lint[0x1])
>Nov 08 18:16:55 ACPI: LAPIC_NMI (acpi_id[0x04] high edge lint[0x1])
>Nov 08 18:16:55 ACPI: LAPIC_NMI (acpi_id[0x05] high edge lint[0x1])
>Nov 08 18:16:55 ACPI: LAPIC_NMI (acpi_id[0x06] high edge lint[0x1])
>Nov 08 18:16:55 ACPI: LAPIC_NMI (acpi_id[0x07] high edge lint[0x1])
>Nov 08 18:16:55 ACPI: LAPIC_NMI (acpi_id[0x08] high edge lint[0x1])
>Nov 08 18:16:55 IOAPIC[0]: apic_id 2, version 32, address 0xfec00000, GSI 0-23
>Nov 08 18:16:55 ACPI: INT_SRC_OVR (bus 0 bus_irq 0 global_irq 2 dfl dfl)
>Nov 08 18:16:55 ACPI: INT_SRC_OVR (bus 0 bus_irq 9 global_irq 9 high level)
>Nov 08 18:16:55 ACPI: IRQ0 used by override.
>Nov 08 18:16:55 ACPI: IRQ9 used by override.
>Nov 08 18:16:55 Using ACPI (MADT) for SMP configuration information
>Nov 08 18:16:55 ACPI: HPET id: 0x8086a201 base: 0xfed00000
>Nov 08 18:16:55 smpboot: Allowing 8 CPUs, 0 hotplug CPUs
>Nov 08 18:16:55 PM: Registered nosave memory: [mem 0x00000000-0x00000fff]
>Nov 08 18:16:55 PM: Registered nosave memory: [mem 0x00058000-0x00058fff]
>Nov 08 18:16:55 PM: Registered nosave memory: [mem 0x0009e000-0x000fffff]
>Nov 08 18:16:55 PM: Registered nosave memory: [mem 0x72413000-0x72413fff]
>Nov 08 18:16:55 PM: Registered nosave memory: [mem 0x72424000-0x72424fff]
>Nov 08 18:16:55 PM: Registered nosave memory: [mem 0x72425000-0x72425fff]
>Nov 08 18:16:55 PM: Registered nosave memory: [mem 0x72433000-0x72433fff]
>Nov 08 18:16:55 PM: Registered nosave memory: [mem 0x74025000-0x74376fff]
>Nov 08 18:16:55 PM: Registered nosave memory: [mem 0x74e08000-0x74e08fff]
>Nov 08 18:16:55 PM: Registered nosave memory: [mem 0x74e09000-0x74e52fff]
>Nov 08 18:16:55 PM: Registered nosave memory: [mem 0x7507e000-0x7507efff]
>Nov 08 18:16:55 PM: Registered nosave memory: [mem 0x7ac7f000-0x7af4efff]
>Nov 08 18:16:55 PM: Registered nosave memory: [mem 0x7af4f000-0x7af9efff]
>Nov 08 18:16:55 PM: Registered nosave memory: [mem 0x7af9f000-0x7affefff]
>Nov 08 18:16:55 PM: Registered nosave memory: [mem 0x7b000000-0x7fffffff]
>Nov 08 18:16:55 PM: Registered nosave memory: [mem 0x80000000-0xe00f9fff]
>Nov 08 18:16:55 PM: Registered nosave memory: [mem 0xe00fa000-0xe00fafff]
>Nov 08 18:16:55 PM: Registered nosave memory: [mem 0xe00fb000-0xe00fcfff]
>Nov 08 18:16:55 PM: Registered nosave memory: [mem 0xe00fd000-0xe00fdfff]
>Nov 08 18:16:55 PM: Registered nosave memory: [mem 0xe00fe000-0xfdffffff]
>Nov 08 18:16:55 PM: Registered nosave memory: [mem 0xfe000000-0xfe010fff]
>Nov 08 18:16:55 PM: Registered nosave memory: [mem 0xfe011000-0xff938fff]
>Nov 08 18:16:55 PM: Registered nosave memory: [mem 0xff939000-0xff968fff]
>Nov 08 18:16:55 PM: Registered nosave memory: [mem 0xff969000-0xffffffff]
>Nov 08 18:16:55 [mem 0x80000000-0xe00f9fff] available for PCI devices
>Nov 08 18:16:55 Booting paravirtualized kernel on bare hardware
>Nov 08 18:16:55 clocksource: refined-jiffies: mask: 0xffffffff max_cycles: 0xffffffff, max_idle_ns: 1910969940391419 ns
>Nov 08 18:16:55 random: get_random_bytes called from start_kernel+0x9a/0x537 with crng_init=0
>Nov 08 18:16:55 setup_percpu: NR_CPUS:64 nr_cpumask_bits:64 nr_cpu_ids:8 nr_node_ids:1
>Nov 08 18:16:55 percpu: Embedded 493 pages/cpu @(____ptrval____) s1982232 r8192 d28904 u2097152
>Nov 08 18:16:55 pcpu-alloc: s1982232 r8192 d28904 u2097152 alloc=1*2097152
>Nov 08 18:16:55 pcpu-alloc: [0] 0 [0] 1 [0] 2 [0] 3 [0] 4 [0] 5 [0] 6 [0] 7 
>Nov 08 18:16:55 Built 1 zonelists, mobility grouping on.  Total pages: 4102661
>Nov 08 18:16:55 Policy zone: Normal
>Nov 08 18:16:55 Kernel command line: BOOT_IMAGE=/vmlinuz-4.20.0-rc1-drm root=/dev/mapper/luks-7d238e07-c0ca-40f5-b0b8-5272c02bd87b ro rd.luks.uuid=luks-7d238e07-c0ca-40f5-b0b8-5272c02bd87b rhgb quiet intel_iommu=on LANG=en_US.UTF-8 drm.debug=0x1e
>Nov 08 18:16:55 DMAR: IOMMU enabled
>Nov 08 18:16:55 Memory: 16140452K/16671224K available (14341K kernel code, 1634K rwdata, 4244K rodata, 3956K init, 19128K bss, 530772K reserved, 0K cma-reserved)
>Nov 08 18:16:55 SLUB: HWalign=64, Order=0-3, MinObjects=0, CPUs=8, Nodes=1
>Nov 08 18:16:55 Kernel/User page tables isolation: enabled
>Nov 08 18:16:55 ftrace: allocating 38682 entries in 152 pages
>Nov 08 18:16:55 Running RCU self tests
>Nov 08 18:16:55 rcu: Hierarchical RCU implementation.
>Nov 08 18:16:55 rcu:         RCU lockdep checking is enabled.
>Nov 08 18:16:55 rcu:         RCU restricting CPUs from NR_CPUS=64 to nr_cpu_ids=8.
>Nov 08 18:16:55         Tasks RCU enabled.
>Nov 08 18:16:55 rcu: RCU calculated value of scheduler-enlistment delay is 100 jiffies.
>Nov 08 18:16:55 rcu: Adjusting geometry for rcu_fanout_leaf=16, nr_cpu_ids=8
>Nov 08 18:16:55 NR_IRQS: 4352, nr_irqs: 488, preallocated irqs: 16
>Nov 08 18:16:55 rcu:         Offload RCU callbacks from CPUs: (none).
>Nov 08 18:16:55 Console: colour dummy device 80x25
>Nov 08 18:16:55 printk: console [tty0] enabled
>Nov 08 18:16:55 Lock dependency validator: Copyright (c) 2006 Red Hat, Inc., Ingo Molnar
>Nov 08 18:16:55 ... MAX_LOCKDEP_SUBCLASSES:  8
>Nov 08 18:16:55 ... MAX_LOCK_DEPTH:          48
>Nov 08 18:16:55 ... MAX_LOCKDEP_KEYS:        8191
>Nov 08 18:16:55 ... CLASSHASH_SIZE:          4096
>Nov 08 18:16:55 ... MAX_LOCKDEP_ENTRIES:     32768
>Nov 08 18:16:55 ... MAX_LOCKDEP_CHAINS:      131072
>Nov 08 18:16:55 ... CHAINHASH_SIZE:          65536
>Nov 08 18:16:55  memory used by lock dependency info: 10335 kB
>Nov 08 18:16:55  per task-struct memory footprint: 2688 bytes
>Nov 08 18:16:55 ACPI: Core revision 20181003
>Nov 08 18:16:55 ACPI: EC: EC started
>Nov 08 18:16:55 ACPI: EC: interrupt blocked
>Nov 08 18:16:55 ACPI: \: Used as first EC
>Nov 08 18:16:55 ACPI: \: GPE=0x7, EC_CMD/EC_SC=0x66, EC_DATA=0x62
>Nov 08 18:16:55 ACPI: \: Used as boot ECDT EC to handle transactions
>Nov 08 18:16:55 clocksource: hpet: mask: 0xffffffff max_cycles: 0xffffffff, max_idle_ns: 79635855245 ns
>Nov 08 18:16:55 hpet clockevent registered
>Nov 08 18:16:55 APIC: Switch to symmetric I/O mode setup
>Nov 08 18:16:55 DMAR: Host address width 39
>Nov 08 18:16:55 DMAR: DRHD base: 0x000000fed90000 flags: 0x0
>Nov 08 18:16:55 DMAR: dmar0: reg_base_addr fed90000 ver 1:0 cap 1c0000c40660462 ecap 7e3ff0501e
>Nov 08 18:16:55 DMAR: DRHD base: 0x000000fed91000 flags: 0x1
>Nov 08 18:16:55 DMAR: dmar1: reg_base_addr fed91000 ver 1:0 cap d2008c40660462 ecap f050da
>Nov 08 18:16:55 DMAR: RMRR base: 0x0000007b800000 end: 0x0000007fffffff
>Nov 08 18:16:55 DMAR: ANDD device: 1 name: \_SB.PCI0.I2C0
>Nov 08 18:16:55 DMAR: ANDD device: 7 name: \_SB.PCI0.SPI0
>Nov 08 18:16:55 DMAR: ANDD device: 8 name: \_SB.PCI0.SPI1
>Nov 08 18:16:55 DMAR: ANDD device: 9 name: \_SB.PCI0.UA00
>Nov 08 18:16:55 DMAR: ANDD device: a name: \_SB.PCI0.UA01
>Nov 08 18:16:55 DMAR: ANDD device: b name: \_SB.PCI0.UA02
>Nov 08 18:16:55 DMAR-IR: IOAPIC id 2 under DRHD base  0xfed91000 IOMMU 1
>Nov 08 18:16:55 DMAR-IR: HPET id 0 under DRHD base 0xfed91000
>Nov 08 18:16:55 DMAR-IR: Queued invalidation will be enabled to support x2apic and Intr-remapping.
>Nov 08 18:16:55 DMAR-IR: Enabled IRQ remapping in x2apic mode
>Nov 08 18:16:55 x2apic enabled
>Nov 08 18:16:55 Switched APIC routing to cluster x2apic.
>Nov 08 18:16:55 ..TIMER: vector=0x30 apic1=0 pin1=2 apic2=-1 pin2=-1
>Nov 08 18:16:55 clocksource: tsc-early: mask: 0xffffffffffffffff max_cycles: 0x29dc05e54fc, max_idle_ns: 440795291716 ns
>Nov 08 18:16:55 Calibrating delay loop (skipped), value calculated using timer frequency.. 5808.00 BogoMIPS (lpj=2904000)
>Nov 08 18:16:55 pid_max: default: 32768 minimum: 301
>Nov 08 18:16:55 LSM: Security Framework initializing
>Nov 08 18:16:55 Yama: becoming mindful.
>Nov 08 18:16:55 SELinux:  Initializing.
>Nov 08 18:16:55 Dentry cache hash table entries: 2097152 (order: 12, 16777216 bytes)
>Nov 08 18:16:55 Inode-cache hash table entries: 1048576 (order: 11, 8388608 bytes)
>Nov 08 18:16:55 Mount-cache hash table entries: 32768 (order: 6, 262144 bytes)
>Nov 08 18:16:55 Mountpoint-cache hash table entries: 32768 (order: 6, 262144 bytes)
>Nov 08 18:16:55 ENERGY_PERF_BIAS: Set to 'normal', was 'performance'
>Nov 08 18:16:55 ENERGY_PERF_BIAS: View and update with x86_energy_perf_policy(8)
>Nov 08 18:16:55 mce: CPU supports 10 MCE banks
>Nov 08 18:16:55 CPU0: Thermal monitoring enabled (TM1)
>Nov 08 18:16:55 process: using mwait in idle threads
>Nov 08 18:16:55 Last level iTLB entries: 4KB 64, 2MB 8, 4MB 8
>Nov 08 18:16:55 Last level dTLB entries: 4KB 64, 2MB 0, 4MB 0, 1GB 4
>Nov 08 18:16:55 Spectre V2 : Mitigation: Full generic retpoline
>Nov 08 18:16:55 Spectre V2 : Spectre v2 / SpectreRSB mitigation: Filling RSB on context switch
>Nov 08 18:16:55 Spectre V2 : Spectre v2 mitigation: Enabling Indirect Branch Prediction Barrier
>Nov 08 18:16:55 Spectre V2 : Enabling Restricted Speculation for firmware calls
>Nov 08 18:16:55 Spectre V2 : Spectre v2 cross-process SMT mitigation: Enabling STIBP
>Nov 08 18:16:55 Speculative Store Bypass: Mitigation: Speculative Store Bypass disabled via prctl and seccomp
>Nov 08 18:16:55 Freeing SMP alternatives memory: 36K
>Nov 08 18:16:55 TSC deadline timer enabled
>Nov 08 18:16:55 smpboot: CPU0: Intel(R) Core(TM) i7-6920HQ CPU @ 2.90GHz (family: 0x6, model: 0x5e, stepping: 0x3)
>Nov 08 18:16:55 Performance Events: PEBS fmt3+, Skylake events, 32-deep LBR, full-width counters, Intel PMU driver.
>Nov 08 18:16:55 ... version:                4
>Nov 08 18:16:55 ... bit width:              48
>Nov 08 18:16:55 ... generic registers:      4
>Nov 08 18:16:55 ... value mask:             0000ffffffffffff
>Nov 08 18:16:55 ... max period:             00007fffffffffff
>Nov 08 18:16:55 ... fixed-purpose events:   3
>Nov 08 18:16:55 ... event mask:             000000070000000f
>Nov 08 18:16:55 rcu: Hierarchical SRCU implementation.
>Nov 08 18:16:55 NMI watchdog: Enabled. Permanently consumes one hw-PMU counter.
>Nov 08 18:16:55 smp: Bringing up secondary CPUs ...
>Nov 08 18:16:55 x86: Booting SMP configuration:
>Nov 08 18:16:55 .... node  #0, CPUs:      #1 #2 #3 #4 #5 #6 #7
>Nov 08 18:16:55 smp: Brought up 1 node, 8 CPUs
>Nov 08 18:16:55 smpboot: Max logical packages: 1
>Nov 08 18:16:55 smpboot: Total of 8 processors activated (46464.00 BogoMIPS)
>Nov 08 18:16:55 devtmpfs: initialized
>Nov 08 18:16:55 x86/mm: Memory block size: 128MB
>Nov 08 18:16:55 PM: Registering ACPI NVS region [mem 0x74e08000-0x74e08fff] (4096 bytes)
>Nov 08 18:16:55 PM: Registering ACPI NVS region [mem 0x7af4f000-0x7af9efff] (327680 bytes)
>Nov 08 18:16:55 clocksource: jiffies: mask: 0xffffffff max_cycles: 0xffffffff, max_idle_ns: 1911260446275000 ns
>Nov 08 18:16:55 futex hash table entries: 2048 (order: 6, 262144 bytes)
>Nov 08 18:16:55 pinctrl core: initialized pinctrl subsystem
>Nov 08 18:16:55 RTC time:  2:16:52, date: 11/09/18
>Nov 08 18:16:55 NET: Registered protocol family 16
>Nov 08 18:16:55 audit: initializing netlink subsys (disabled)
>Nov 08 18:16:55 audit: type=2000 audit(1541729812.038:1): state=initialized audit_enabled=0 res=1
>Nov 08 18:16:55 cpuidle: using governor menu
>Nov 08 18:16:55 ACPI FADT declares the system doesn't support PCIe ASPM, so disable it
>Nov 08 18:16:55 ACPI: bus type PCI registered
>Nov 08 18:16:55 acpiphp: ACPI Hot Plug PCI Controller Driver version: 0.5
>Nov 08 18:16:55 PCI: MMCONFIG for domain 0000 [bus 00-ff] at [mem 0xe0000000-0xefffffff] (base 0xe0000000)
>Nov 08 18:16:55 PCI: not using MMCONFIG
>Nov 08 18:16:55 PCI: Using configuration type 1 for base access
>Nov 08 18:16:55 HugeTLB registered 1.00 GiB page size, pre-allocated 0 pages
>Nov 08 18:16:55 HugeTLB registered 2.00 MiB page size, pre-allocated 0 pages
>Nov 08 18:16:55 cryptd: max_cpu_qlen set to 1000
>Nov 08 18:16:55 ACPI: Disabled all _OSI OS vendors
>Nov 08 18:16:55 ACPI: Added _OSI(Module Device)
>Nov 08 18:16:55 ACPI: Added _OSI(Processor Device)
>Nov 08 18:16:55 ACPI: Added _OSI(3.0 _SCP Extensions)
>Nov 08 18:16:55 ACPI: Added _OSI(Processor Aggregator Device)
>Nov 08 18:16:55 ACPI: Added _OSI(Linux-Dell-Video)
>Nov 08 18:16:55 ACPI: Added _OSI(Linux-Lenovo-NV-HDMI-Audio)
>Nov 08 18:16:55 ACPI: Added _OSI(Darwin)
>Nov 08 18:16:55 ACPI: 14 ACPI AML tables successfully acquired and loaded
>Nov 08 18:16:55 ACPI: BIOS _OSI(Darwin) query honored via DMI
>Nov 08 18:16:55 ACPI: [Firmware Bug]: BIOS _OSI(Linux) query ignored
>Nov 08 18:16:55 ACPI: Dynamic OEM Table Load:
>Nov 08 18:16:55 ACPI Error: AE_ALREADY_EXISTS, SSDT 0xFFFF96A42BBD8800 Table is already loaded (20181003/tbdata-528)
>Nov 08 18:16:55 ACPI Error: Method parse/execution failed \_PR.CPU0.GCAP, AE_ALREADY_EXISTS (20181003/psparse-516)
>Nov 08 18:16:55 ACPI Error: Method parse/execution failed \_PR.CPU0._OSC, AE_ALREADY_EXISTS (20181003/psparse-516)
>Nov 08 18:16:55 ACPI: Marking method _OSC as Serialized because of AE_ALREADY_EXISTS error
>Nov 08 18:16:55 ACPI BIOS Error (bug): Could not resolve [\_SB.OSCP], AE_NOT_FOUND (20181003/psargs-330)
>Nov 08 18:16:55 ACPI Error: Method parse/execution failed \_PR.CPU1.GCAP, AE_NOT_FOUND (20181003/psparse-516)
>Nov 08 18:16:55 ACPI Error: Method parse/execution failed \_PR.CPU1._OSC, AE_NOT_FOUND (20181003/psparse-516)
>Nov 08 18:16:55 ACPI BIOS Error (bug): Could not resolve [\_SB.OSCP], AE_NOT_FOUND (20181003/psargs-330)
>Nov 08 18:16:55 ACPI Error: Method parse/execution failed \_PR.CPU2.GCAP, AE_NOT_FOUND (20181003/psparse-516)
>Nov 08 18:16:55 ACPI Error: Method parse/execution failed \_PR.CPU2._OSC, AE_NOT_FOUND (20181003/psparse-516)
>Nov 08 18:16:55 ACPI BIOS Error (bug): Could not resolve [\_SB.OSCP], AE_NOT_FOUND (20181003/psargs-330)
>Nov 08 18:16:55 ACPI Error: Method parse/execution failed \_PR.CPU3.GCAP, AE_NOT_FOUND (20181003/psparse-516)
>Nov 08 18:16:55 ACPI Error: Method parse/execution failed \_PR.CPU3._OSC, AE_NOT_FOUND (20181003/psparse-516)
>Nov 08 18:16:55 ACPI BIOS Error (bug): Could not resolve [\_SB.OSCP], AE_NOT_FOUND (20181003/psargs-330)
>Nov 08 18:16:55 ACPI Error: Method parse/execution failed \_PR.CPU4.GCAP, AE_NOT_FOUND (20181003/psparse-516)
>Nov 08 18:16:55 ACPI Error: Method parse/execution failed \_PR.CPU4._OSC, AE_NOT_FOUND (20181003/psparse-516)
>Nov 08 18:16:55 ACPI BIOS Error (bug): Could not resolve [\_SB.OSCP], AE_NOT_FOUND (20181003/psargs-330)
>Nov 08 18:16:55 ACPI Error: Method parse/execution failed \_PR.CPU5.GCAP, AE_NOT_FOUND (20181003/psparse-516)
>Nov 08 18:16:55 ACPI Error: Method parse/execution failed \_PR.CPU5._OSC, AE_NOT_FOUND (20181003/psparse-516)
>Nov 08 18:16:55 ACPI BIOS Error (bug): Could not resolve [\_SB.OSCP], AE_NOT_FOUND (20181003/psargs-330)
>Nov 08 18:16:55 ACPI Error: Method parse/execution failed \_PR.CPU6.GCAP, AE_NOT_FOUND (20181003/psparse-516)
>Nov 08 18:16:55 ACPI Error: Method parse/execution failed \_PR.CPU6._OSC, AE_NOT_FOUND (20181003/psparse-516)
>Nov 08 18:16:55 ACPI BIOS Error (bug): Could not resolve [\_SB.OSCP], AE_NOT_FOUND (20181003/psargs-330)
>Nov 08 18:16:55 ACPI Error: Method parse/execution failed \_PR.CPU7.GCAP, AE_NOT_FOUND (20181003/psparse-516)
>Nov 08 18:16:55 ACPI Error: Method parse/execution failed \_PR.CPU7._OSC, AE_NOT_FOUND (20181003/psparse-516)
>Nov 08 18:16:55 ACPI: Dynamic OEM Table Load:
>Nov 08 18:16:55 ACPI Error: AE_ALREADY_EXISTS, SSDT 0xFFFF96A42B143C00 Table is already loaded (20181003/tbdata-528)
>Nov 08 18:16:55 ACPI Error: Method parse/execution failed \_PR.CPU0.GCAP, AE_ALREADY_EXISTS (20181003/psparse-516)
>Nov 08 18:16:55 ACPI Error: Method parse/execution failed \_PR.CPU0._PDC, AE_ALREADY_EXISTS (20181003/psparse-516)
>Nov 08 18:16:55 ACPI: Marking method _PDC as Serialized because of AE_ALREADY_EXISTS error
>Nov 08 18:16:55 ACPI: Dynamic OEM Table Load:
>Nov 08 18:16:55 ACPI Error: AE_ALREADY_EXISTS, SSDT 0xFFFF96A42BBD9800 Table is already loaded (20181003/tbdata-528)
>Nov 08 18:16:55 ACPI Error: Method parse/execution failed \_PR.CPU1.APPT, AE_ALREADY_EXISTS (20181003/psparse-516)
>Nov 08 18:16:55 ACPI Error: Method parse/execution failed \_PR.CPU1.GCAP, AE_ALREADY_EXISTS (20181003/psparse-516)
>Nov 08 18:16:55 ACPI Error: Method parse/execution failed \_PR.CPU1._PDC, AE_ALREADY_EXISTS (20181003/psparse-516)
>Nov 08 18:16:55 ACPI: Marking method _PDC as Serialized because of AE_ALREADY_EXISTS error
>Nov 08 18:16:55 ACPI BIOS Error (bug): Could not resolve [\_SB.OSCP], AE_NOT_FOUND (20181003/psargs-330)
>Nov 08 18:16:55 ACPI Error: Method parse/execution failed \_PR.CPU2.GCAP, AE_NOT_FOUND (20181003/psparse-516)
>Nov 08 18:16:55 ACPI Error: Method parse/execution failed \_PR.CPU2._PDC, AE_NOT_FOUND (20181003/psparse-516)
>Nov 08 18:16:55 ACPI BIOS Error (bug): Could not resolve [\_SB.OSCP], AE_NOT_FOUND (20181003/psargs-330)
>Nov 08 18:16:55 ACPI Error: Method parse/execution failed \_PR.CPU3.GCAP, AE_NOT_FOUND (20181003/psparse-516)
>Nov 08 18:16:55 ACPI Error: Method parse/execution failed \_PR.CPU3._PDC, AE_NOT_FOUND (20181003/psparse-516)
>Nov 08 18:16:55 ACPI BIOS Error (bug): Could not resolve [\_SB.OSCP], AE_NOT_FOUND (20181003/psargs-330)
>Nov 08 18:16:55 ACPI Error: Method parse/execution failed \_PR.CPU4.GCAP, AE_NOT_FOUND (20181003/psparse-516)
>Nov 08 18:16:55 ACPI Error: Method parse/execution failed \_PR.CPU4._PDC, AE_NOT_FOUND (20181003/psparse-516)
>Nov 08 18:16:55 ACPI BIOS Error (bug): Could not resolve [\_SB.OSCP], AE_NOT_FOUND (20181003/psargs-330)
>Nov 08 18:16:55 ACPI Error: Method parse/execution failed \_PR.CPU5.GCAP, AE_NOT_FOUND (20181003/psparse-516)
>Nov 08 18:16:55 ACPI Error: Method parse/execution failed \_PR.CPU5._PDC, AE_NOT_FOUND (20181003/psparse-516)
>Nov 08 18:16:55 ACPI BIOS Error (bug): Could not resolve [\_SB.OSCP], AE_NOT_FOUND (20181003/psargs-330)
>Nov 08 18:16:55 ACPI Error: Method parse/execution failed \_PR.CPU6.GCAP, AE_NOT_FOUND (20181003/psparse-516)
>Nov 08 18:16:55 ACPI Error: Method parse/execution failed \_PR.CPU6._PDC, AE_NOT_FOUND (20181003/psparse-516)
>Nov 08 18:16:55 ACPI BIOS Error (bug): Could not resolve [\_SB.OSCP], AE_NOT_FOUND (20181003/psargs-330)
>Nov 08 18:16:55 ACPI Error: Method parse/execution failed \_PR.CPU7.GCAP, AE_NOT_FOUND (20181003/psparse-516)
>Nov 08 18:16:55 ACPI Error: Method parse/execution failed \_PR.CPU7._PDC, AE_NOT_FOUND (20181003/psparse-516)
>Nov 08 18:16:55 ACPI: Interpreter enabled
>Nov 08 18:16:55 ACPI: (supports S0 S3 S4 S5)
>Nov 08 18:16:55 ACPI: Using IOAPIC for interrupt routing
>Nov 08 18:16:55 PCI: MMCONFIG for domain 0000 [bus 00-ff] at [mem 0xe0000000-0xefffffff] (base 0xe0000000)
>Nov 08 18:16:55 PCI: MMCONFIG at [mem 0xe0000000-0xefffffff] reserved in ACPI motherboard resources
>Nov 08 18:16:55 PCI: Using host bridge windows from ACPI; if necessary, use "pci=nocrs" and report a bug
>Nov 08 18:16:55 ACPI: Enabled 11 GPEs in block 00 to 7F
>Nov 08 18:16:55 ACPI: PCI Root Bridge [PCI0] (domain 0000 [bus 00-ff])
>Nov 08 18:16:55 acpi PNP0A08:00: _OSC: OS assumes control of [PCIeHotplug SHPCHotplug AER PCIeCapability LTR]
>Nov 08 18:16:55 PCI host bridge to bus 0000:00
>Nov 08 18:16:55 pci_bus 0000:00: root bus resource [io  0x0000-0x0cf7 window]
>Nov 08 18:16:55 pci_bus 0000:00: root bus resource [io  0x0d00-0xffff window]
>Nov 08 18:16:55 pci_bus 0000:00: root bus resource [mem 0x000a0000-0x000bffff window]
>Nov 08 18:16:55 pci_bus 0000:00: root bus resource [mem 0x000c0000-0x000c3fff window]
>Nov 08 18:16:55 pci_bus 0000:00: root bus resource [mem 0x000c4000-0x000c7fff window]
>Nov 08 18:16:55 pci_bus 0000:00: root bus resource [mem 0x000c8000-0x000cbfff window]
>Nov 08 18:16:55 pci_bus 0000:00: root bus resource [mem 0x000cc000-0x000cffff window]
>Nov 08 18:16:55 pci_bus 0000:00: root bus resource [mem 0x000d0000-0x000d3fff window]
>Nov 08 18:16:55 pci_bus 0000:00: root bus resource [mem 0x000d4000-0x000d7fff window]
>Nov 08 18:16:55 pci_bus 0000:00: root bus resource [mem 0x000d8000-0x000dbfff window]
>Nov 08 18:16:55 pci_bus 0000:00: root bus resource [mem 0x000dc000-0x000dffff window]
>Nov 08 18:16:55 pci_bus 0000:00: root bus resource [mem 0x000e0000-0x000e3fff window]
>Nov 08 18:16:55 pci_bus 0000:00: root bus resource [mem 0x000e4000-0x000e7fff window]
>Nov 08 18:16:55 pci_bus 0000:00: root bus resource [mem 0x000e8000-0x000ebfff window]
>Nov 08 18:16:55 pci_bus 0000:00: root bus resource [mem 0x000ec000-0x000effff window]
>Nov 08 18:16:55 pci_bus 0000:00: root bus resource [mem 0x000f0000-0x000fffff window]
>Nov 08 18:16:55 pci_bus 0000:00: root bus resource [mem 0x80000000-0xfeafffff window]
>Nov 08 18:16:55 pci_bus 0000:00: root bus resource [bus 00-ff]
>Nov 08 18:16:55 pci 0000:00:00.0: [8086:1910] type 00 class 0x060000
>Nov 08 18:16:55 pci 0000:00:01.0: [8086:1901] type 01 class 0x060400
>Nov 08 18:16:55 pci 0000:00:01.0: PME# supported from D0 D3hot D3cold
>Nov 08 18:16:55 pci 0000:00:01.1: [8086:1905] type 01 class 0x060400
>Nov 08 18:16:55 pci 0000:00:01.1: PME# supported from D0 D3hot D3cold
>Nov 08 18:16:55 pci 0000:00:01.2: [8086:1909] type 01 class 0x060400
>Nov 08 18:16:55 pci 0000:00:01.2: PME# supported from D0 D3hot D3cold
>Nov 08 18:16:55 pci 0000:00:02.0: [8086:191b] type 00 class 0x030000
>Nov 08 18:16:55 pci 0000:00:02.0: reg 0x10: [mem 0x81000000-0x81ffffff 64bit]
>Nov 08 18:16:55 pci 0000:00:02.0: reg 0x18: [mem 0xa0000000-0xafffffff 64bit pref]
>Nov 08 18:16:55 pci 0000:00:02.0: reg 0x20: [io  0x5000-0x503f]
>Nov 08 18:16:55 pci 0000:00:02.0: BAR 2: assigned to efifb
>Nov 08 18:16:55 pci 0000:00:14.0: [8086:a12f] type 00 class 0x0c0330
>Nov 08 18:16:55 pci 0000:00:14.0: reg 0x10: [mem 0x82700000-0x8270ffff 64bit]
>Nov 08 18:16:55 pci 0000:00:14.0: PME# supported from D3hot D3cold
>Nov 08 18:16:55 pci 0000:00:15.0: [8086:a160] type 00 class 0x118000
>Nov 08 18:16:55 pci 0000:00:15.0: reg 0x10: [mem 0x82728000-0x82728fff 64bit]
>Nov 08 18:16:55 pci 0000:00:16.0: [8086:a13a] type 00 class 0x078000
>Nov 08 18:16:55 pci 0000:00:16.0: reg 0x10: [mem 0x82729000-0x82729fff 64bit]
>Nov 08 18:16:55 pci 0000:00:16.0: PME# supported from D3hot
>Nov 08 18:16:55 pci 0000:00:19.0: [8086:a166] type 00 class 0x118000
>Nov 08 18:16:55 pci 0000:00:19.0: reg 0x10: [mem 0x8272a000-0x8272afff 64bit]
>Nov 08 18:16:55 pci 0000:00:1b.0: [8086:a167] type 01 class 0x060400
>Nov 08 18:16:55 pci 0000:00:1b.0: PME# supported from D0 D3hot D3cold
>Nov 08 18:16:55 pci 0000:00:1b.0: Intel SPT PCH root port ACS workaround enabled
>Nov 08 18:16:55 pci 0000:00:1c.0: [8086:a110] type 01 class 0x060400
>Nov 08 18:16:55 pci 0000:00:1c.0: PME# supported from D0 D3hot D3cold
>Nov 08 18:16:55 pci 0000:00:1c.0: Intel SPT PCH root port ACS workaround enabled
>Nov 08 18:16:55 pci 0000:00:1e.0: [8086:a127] type 00 class 0x118000
>Nov 08 18:16:55 pci 0000:00:1e.0: reg 0x10: [mem 0x8272b000-0x8272bfff 64bit]
>Nov 08 18:16:55 pci 0000:00:1e.1: [8086:a128] type 00 class 0x118000
>Nov 08 18:16:55 pci 0000:00:1e.1: reg 0x10: [mem 0x8272c000-0x8272cfff 64bit]
>Nov 08 18:16:55 pci 0000:00:1e.2: [8086:a129] type 00 class 0x118000
>Nov 08 18:16:55 pci 0000:00:1e.2: reg 0x10: [mem 0x8272d000-0x8272dfff 64bit]
>Nov 08 18:16:55 pci 0000:00:1e.3: [8086:a12a] type 00 class 0x118000
>Nov 08 18:16:55 pci 0000:00:1e.3: reg 0x10: [mem 0x8272e000-0x8272efff 64bit]
>Nov 08 18:16:55 pci 0000:00:1f.0: [8086:a151] type 00 class 0x060100
>Nov 08 18:16:55 pci 0000:00:1f.2: [8086:a121] type 00 class 0x058000
>Nov 08 18:16:55 pci 0000:00:1f.2: reg 0x10: [mem 0x82724000-0x82727fff]
>Nov 08 18:16:55 pci 0000:00:1f.3: [8086:a170] type 00 class 0x040300
>Nov 08 18:16:55 pci 0000:00:1f.3: reg 0x10: [mem 0x82720000-0x82723fff 64bit]
>Nov 08 18:16:55 pci 0000:00:1f.3: reg 0x20: [mem 0x00000000-0x0000ffff 64bit]
>Nov 08 18:16:55 pci 0000:00:1f.3: PME# supported from D3hot D3cold
>Nov 08 18:16:55 pci 0000:00:1f.4: [8086:a123] type 00 class 0x0c0500
>Nov 08 18:16:55 pci 0000:00:1f.4: reg 0x10: [mem 0x8272f000-0x8272f0ff 64bit]
>Nov 08 18:16:55 pci 0000:00:1f.4: reg 0x20: [io  0x5040-0x505f]
>Nov 08 18:16:55 pci 0000:01:00.0: [1002:67ef] type 00 class 0x030000
>Nov 08 18:16:55 pci 0000:01:00.0: reg 0x10: [mem 0xb0000000-0xbfffffff 64bit pref]
>Nov 08 18:16:55 pci 0000:01:00.0: reg 0x18: [mem 0xc0000000-0xc01fffff 64bit pref]
>Nov 08 18:16:55 pci 0000:01:00.0: reg 0x20: [io  0x4000-0x40ff]
>Nov 08 18:16:55 pci 0000:01:00.0: reg 0x24: [mem 0x82600000-0x8263ffff]
>Nov 08 18:16:55 pci 0000:01:00.0: reg 0x30: [mem 0x82640000-0x8265ffff pref]
>Nov 08 18:16:55 pci 0000:01:00.0: supports D1 D2
>Nov 08 18:16:55 pci 0000:01:00.1: [1002:aae0] type 00 class 0x040300
>Nov 08 18:16:55 pci 0000:01:00.1: reg 0x10: [mem 0x82660000-0x82663fff 64bit]
>Nov 08 18:16:55 pci 0000:01:00.1: supports D1 D2
>Nov 08 18:16:55 pci 0000:00:01.0: PCI bridge to [bus 01]
>Nov 08 18:16:55 pci 0000:00:01.0:   bridge window [io  0x4000-0x4fff]
>Nov 08 18:16:55 pci 0000:00:01.0:   bridge window [mem 0x82600000-0x826fffff]
>Nov 08 18:16:55 pci 0000:00:01.0:   bridge window [mem 0xb0000000-0xc01fffff 64bit pref]
>Nov 08 18:16:55 pci 0000:04:00.0: [8086:1578] type 01 class 0x060400
>Nov 08 18:16:55 pci 0000:04:00.0: supports D1 D2
>Nov 08 18:16:55 pci 0000:04:00.0: PME# supported from D0 D1 D2 D3hot D3cold
>Nov 08 18:16:55 pci 0000:00:01.1: PCI bridge to [bus 04-79]
>Nov 08 18:16:55 pci 0000:00:01.1:   bridge window [io  0x6000-0x9fff]
>Nov 08 18:16:55 pci 0000:00:01.1:   bridge window [mem 0x82800000-0x909fffff]
>Nov 08 18:16:55 pci 0000:00:01.1:   bridge window [mem 0xc0200000-0xce1fffff 64bit pref]
>Nov 08 18:16:55 pci 0000:05:00.0: [8086:15d3] type 01 class 0x060400
>Nov 08 18:16:55 pci 0000:05:00.0: supports D1 D2
>Nov 08 18:16:55 pci 0000:05:00.0: PME# supported from D0 D1 D2 D3hot D3cold
>Nov 08 18:16:55 pci 0000:05:01.0: [8086:15d3] type 01 class 0x060400
>Nov 08 18:16:55 pci 0000:05:01.0: supports D1 D2
>Nov 08 18:16:55 pci 0000:05:01.0: PME# supported from D0 D1 D2 D3hot D3cold
>Nov 08 18:16:55 pci 0000:05:02.0: [8086:15d3] type 01 class 0x060400
>Nov 08 18:16:55 pci 0000:05:02.0: supports D1 D2
>Nov 08 18:16:55 pci 0000:05:02.0: PME# supported from D0 D1 D2 D3hot D3cold
>Nov 08 18:16:55 pci 0000:05:04.0: [8086:15d3] type 01 class 0x060400
>Nov 08 18:16:55 pci 0000:05:04.0: supports D1 D2
>Nov 08 18:16:55 pci 0000:05:04.0: PME# supported from D0 D1 D2 D3hot D3cold
>Nov 08 18:16:55 pci 0000:04:00.0: PCI bridge to [bus 05-79]
>Nov 08 18:16:55 pci 0000:04:00.0:   bridge window [io  0x6000-0x9fff]
>Nov 08 18:16:55 pci 0000:04:00.0:   bridge window [mem 0x82800000-0x909fffff]
>Nov 08 18:16:55 pci 0000:04:00.0:   bridge window [mem 0xc0200000-0xce1fffff 64bit pref]
>Nov 08 18:16:55 pci 0000:06:00.0: [8086:15d2] type 00 class 0x088000
>Nov 08 18:16:55 pci 0000:06:00.0: reg 0x10: [mem 0x82900000-0x8293ffff]
>Nov 08 18:16:55 pci 0000:06:00.0: reg 0x14: [mem 0x82940000-0x82940fff]
>Nov 08 18:16:55 pci 0000:06:00.0: supports D1 D2
>Nov 08 18:16:55 pci 0000:06:00.0: PME# supported from D0 D1 D2 D3hot D3cold
>Nov 08 18:16:55 pci 0000:06:00.0: 8.000 Gb/s available PCIe bandwidth, limited by 2.5 GT/s x4 link at 0000:05:00.0 (capable of 31.504 Gb/s with 8 GT/s x4 link)
>Nov 08 18:16:55 pci 0000:05:00.0: PCI bridge to [bus 06]
>Nov 08 18:16:55 pci 0000:05:00.0:   bridge window [mem 0x82900000-0x829fffff]
>Nov 08 18:16:55 pci 0000:05:01.0: PCI bridge to [bus 08-40]
>Nov 08 18:16:55 pci 0000:05:01.0:   bridge window [io  0x6000-0x7fff]
>Nov 08 18:16:55 pci 0000:05:01.0:   bridge window [mem 0x82a00000-0x899fffff]
>Nov 08 18:16:55 pci 0000:05:01.0:   bridge window [mem 0xc0200000-0xc71fffff 64bit pref]
>Nov 08 18:16:55 pci 0000:07:00.0: [8086:15d4] type 00 class 0x0c0330
>Nov 08 18:16:55 pci 0000:07:00.0: reg 0x10: [mem 0x82800000-0x8280ffff]
>Nov 08 18:16:55 pci 0000:07:00.0: supports D1 D2
>Nov 08 18:16:55 pci 0000:07:00.0: PME# supported from D0 D1 D2 D3hot D3cold
>Nov 08 18:16:55 pci 0000:07:00.0: 8.000 Gb/s available PCIe bandwidth, limited by 2.5 GT/s x4 link at 0000:05:02.0 (capable of 31.504 Gb/s with 8 GT/s x4 link)
>Nov 08 18:16:55 pci 0000:05:02.0: PCI bridge to [bus 07]
>Nov 08 18:16:55 pci 0000:05:02.0:   bridge window [mem 0x82800000-0x828fffff]
>Nov 08 18:16:55 pci 0000:05:04.0: PCI bridge to [bus 41-79]
>Nov 08 18:16:55 pci 0000:05:04.0:   bridge window [io  0x8000-0x9fff]
>Nov 08 18:16:55 pci 0000:05:04.0:   bridge window [mem 0x89a00000-0x909fffff]
>Nov 08 18:16:55 pci 0000:05:04.0:   bridge window [mem 0xc7200000-0xce1fffff 64bit pref]
>Nov 08 18:16:55 pci 0000:7a:00.0: [8086:1578] type 01 class 0x060400
>Nov 08 18:16:55 pci 0000:7a:00.0: supports D1 D2
>Nov 08 18:16:55 pci 0000:7a:00.0: PME# supported from D0 D1 D2 D3hot D3cold
>Nov 08 18:16:55 pci 0000:00:01.2: PCI bridge to [bus 7a-ef]
>Nov 08 18:16:55 pci 0000:00:01.2:   bridge window [io  0xa000-0xdfff]
>Nov 08 18:16:55 pci 0000:00:01.2:   bridge window [mem 0x90a00000-0x9ebfffff]
>Nov 08 18:16:55 pci 0000:00:01.2:   bridge window [mem 0xce200000-0xdc1fffff 64bit pref]
>Nov 08 18:16:55 pci 0000:7b:00.0: [8086:15d3] type 01 class 0x060400
>Nov 08 18:16:55 pci 0000:7b:00.0: supports D1 D2
>Nov 08 18:16:55 pci 0000:7b:00.0: PME# supported from D0 D1 D2 D3hot D3cold
>Nov 08 18:16:55 pci 0000:7b:01.0: [8086:15d3] type 01 class 0x060400
>Nov 08 18:16:55 pci 0000:7b:01.0: supports D1 D2
>Nov 08 18:16:55 pci 0000:7b:01.0: PME# supported from D0 D1 D2 D3hot D3cold
>Nov 08 18:16:55 pci 0000:7b:02.0: [8086:15d3] type 01 class 0x060400
>Nov 08 18:16:55 pci 0000:7b:02.0: supports D1 D2
>Nov 08 18:16:55 pci 0000:7b:02.0: PME# supported from D0 D1 D2 D3hot D3cold
>Nov 08 18:16:55 pci 0000:7b:04.0: [8086:15d3] type 01 class 0x060400
>Nov 08 18:16:55 pci 0000:7b:04.0: supports D1 D2
>Nov 08 18:16:55 pci 0000:7b:04.0: PME# supported from D0 D1 D2 D3hot D3cold
>Nov 08 18:16:55 pci 0000:7a:00.0: PCI bridge to [bus 7b-ef]
>Nov 08 18:16:55 pci 0000:7a:00.0:   bridge window [io  0xa000-0xdfff]
>Nov 08 18:16:55 pci 0000:7a:00.0:   bridge window [mem 0x90a00000-0x9ebfffff]
>Nov 08 18:16:55 pci 0000:7a:00.0:   bridge window [mem 0xce200000-0xdc1fffff 64bit pref]
>Nov 08 18:16:55 pci 0000:7c:00.0: [8086:15d2] type 00 class 0x088000
>Nov 08 18:16:55 pci 0000:7c:00.0: reg 0x10: [mem 0x90b00000-0x90b3ffff]
>Nov 08 18:16:55 pci 0000:7c:00.0: reg 0x14: [mem 0x90b40000-0x90b40fff]
>Nov 08 18:16:55 pci 0000:7c:00.0: supports D1 D2
>Nov 08 18:16:55 pci 0000:7c:00.0: PME# supported from D0 D1 D2 D3hot D3cold
>Nov 08 18:16:55 pci 0000:7c:00.0: 8.000 Gb/s available PCIe bandwidth, limited by 2.5 GT/s x4 link at 0000:7b:00.0 (capable of 31.504 Gb/s with 8 GT/s x4 link)
>Nov 08 18:16:55 pci 0000:7b:00.0: PCI bridge to [bus 7c]
>Nov 08 18:16:55 pci 0000:7b:00.0:   bridge window [mem 0x90b00000-0x90bfffff]
>Nov 08 18:16:55 pci 0000:7b:01.0: PCI bridge to [bus 7e-b6]
>Nov 08 18:16:55 pci 0000:7b:01.0:   bridge window [io  0xa000-0xbfff]
>Nov 08 18:16:55 pci 0000:7b:01.0:   bridge window [mem 0x90c00000-0x97bfffff]
>Nov 08 18:16:55 pci 0000:7b:01.0:   bridge window [mem 0xce200000-0xd51fffff 64bit pref]
>Nov 08 18:16:55 pci 0000:7d:00.0: [8086:15d4] type 00 class 0x0c0330
>Nov 08 18:16:55 pci 0000:7d:00.0: reg 0x10: [mem 0x90a00000-0x90a0ffff]
>Nov 08 18:16:55 pci 0000:7d:00.0: supports D1 D2
>Nov 08 18:16:55 pci 0000:7d:00.0: PME# supported from D0 D1 D2 D3hot D3cold
>Nov 08 18:16:55 pci 0000:7d:00.0: 8.000 Gb/s available PCIe bandwidth, limited by 2.5 GT/s x4 link at 0000:7b:02.0 (capable of 31.504 Gb/s with 8 GT/s x4 link)
>Nov 08 18:16:55 pci 0000:7b:02.0: PCI bridge to [bus 7d]
>Nov 08 18:16:55 pci 0000:7b:02.0:   bridge window [mem 0x90a00000-0x90afffff]
>Nov 08 18:16:55 pci 0000:7b:04.0: PCI bridge to [bus b7-ef]
>Nov 08 18:16:55 pci 0000:7b:04.0:   bridge window [io  0xc000-0xdfff]
>Nov 08 18:16:55 pci 0000:7b:04.0:   bridge window [mem 0x97c00000-0x9ebfffff]
>Nov 08 18:16:55 pci 0000:7b:04.0:   bridge window [mem 0xd5200000-0xdc1fffff 64bit pref]
>Nov 08 18:16:55 pci 0000:02:00.0: [144d:a804] type 00 class 0x010802
>Nov 08 18:16:55 pci 0000:02:00.0: reg 0x10: [mem 0x82500000-0x82503fff 64bit]
>Nov 08 18:16:55 pci 0000:02:00.0: reg 0x18: [io  0x3000-0x30ff]
>Nov 08 18:16:55 pci 0000:00:1b.0: PCI bridge to [bus 02]
>Nov 08 18:16:55 pci 0000:00:1b.0:   bridge window [io  0x3000-0x3fff]
>Nov 08 18:16:55 pci 0000:00:1b.0:   bridge window [mem 0x82500000-0x825fffff]
>Nov 08 18:16:55 pci 0000:03:00.0: [14e4:43ba] type 00 class 0x028000
>Nov 08 18:16:55 pci 0000:03:00.0: reg 0x10: [mem 0x82400000-0x82407fff 64bit]
>Nov 08 18:16:55 pci 0000:03:00.0: reg 0x18: [mem 0x82000000-0x823fffff 64bit]
>Nov 08 18:16:55 pci 0000:03:00.0: supports D1 D2
>Nov 08 18:16:55 pci 0000:03:00.0: PME# supported from D0 D1 D2 D3hot D3cold
>Nov 08 18:16:55 pci 0000:03:00.0: 2.000 Gb/s available PCIe bandwidth, limited by 2.5 GT/s x1 link at 0000:00:1c.0 (capable of 7.876 Gb/s with 8 GT/s x1 link)
>Nov 08 18:16:55 pci 0000:00:1c.0: PCI bridge to [bus 03]
>Nov 08 18:16:55 pci 0000:00:1c.0:   bridge window [mem 0x82000000-0x824fffff]
>Nov 08 18:16:55 ACPI: PCI Interrupt Link [LNKA] (IRQs 1 3 4 5 6 7 10 12 14 15) *0
>Nov 08 18:16:55 ACPI: PCI Interrupt Link [LNKB] (IRQs 1 3 4 5 6 7 11 12 14 15) *0
>Nov 08 18:16:55 ACPI: PCI Interrupt Link [LNKC] (IRQs 1 3 4 5 6 7 10 12 14 15) *0
>Nov 08 18:16:55 ACPI: PCI Interrupt Link [LNKD] (IRQs 1 3 4 5 6 7 11 12 14 15) *0
>Nov 08 18:16:55 ACPI: PCI Interrupt Link [LNKE] (IRQs 1 3 4 5 6 7 10 12 14 15) *0
>Nov 08 18:16:55 ACPI: PCI Interrupt Link [LNKF] (IRQs 1 3 4 5 6 7 11 12 14 15) *0
>Nov 08 18:16:55 ACPI: PCI Interrupt Link [LNKG] (IRQs 1 3 4 5 6 7 10 12 14 15) *0
>Nov 08 18:16:55 ACPI: PCI Interrupt Link [LNKH] (IRQs 1 3 4 5 6 7 11 12 14 15) *0
>Nov 08 18:16:55 ACPI: EC: interrupt unblocked
>Nov 08 18:16:55 ACPI: EC: event unblocked
>Nov 08 18:16:55 ACPI: \_SB_.PCI0.LPCB.EC__: GPE=0x7, EC_CMD/EC_SC=0x66, EC_DATA=0x62
>Nov 08 18:16:55 ACPI: \_SB_.PCI0.LPCB.EC__: Used as boot DSDT EC to handle transactions and events
>Nov 08 18:16:55 pci 0000:00:02.0: vgaarb: setting as boot VGA device
>Nov 08 18:16:55 pci 0000:00:02.0: vgaarb: VGA device added: decodes=io+mem,owns=io+mem,locks=none
>Nov 08 18:16:55 pci 0000:01:00.0: vgaarb: VGA device added: decodes=io+mem,owns=none,locks=none
>Nov 08 18:16:55 pci 0000:00:02.0: vgaarb: no bridge control possible
>Nov 08 18:16:55 pci 0000:01:00.0: vgaarb: bridge control possible
>Nov 08 18:16:55 vgaarb: loaded
>Nov 08 18:16:55 SCSI subsystem initialized
>Nov 08 18:16:55 libata version 3.00 loaded.
>Nov 08 18:16:55 ACPI: bus type USB registered
>Nov 08 18:16:55 usbcore: registered new interface driver usbfs
>Nov 08 18:16:55 usbcore: registered new interface driver hub
>Nov 08 18:16:55 usbcore: registered new device driver usb
>Nov 08 18:16:55 pps_core: LinuxPPS API ver. 1 registered
>Nov 08 18:16:55 pps_core: Software ver. 5.3.6 - Copyright 2005-2007 Rodolfo Giometti <giometti@linux.it>
>Nov 08 18:16:55 PTP clock support registered
>Nov 08 18:16:55 EDAC MC: Ver: 3.0.0
>Nov 08 18:16:55 Registered efivars operations
>Nov 08 18:16:55 PCI: Using ACPI for IRQ routing
>Nov 08 18:16:55 PCI: pci_cache_line_size set to 64 bytes
>Nov 08 18:16:55 e820: reserve RAM buffer [mem 0x00058000-0x0005ffff]
>Nov 08 18:16:55 e820: reserve RAM buffer [mem 0x0009e000-0x0009ffff]
>Nov 08 18:16:55 e820: reserve RAM buffer [mem 0x72413018-0x73ffffff]
>Nov 08 18:16:55 e820: reserve RAM buffer [mem 0x72425018-0x73ffffff]
>Nov 08 18:16:55 e820: reserve RAM buffer [mem 0x74025000-0x77ffffff]
>Nov 08 18:16:55 e820: reserve RAM buffer [mem 0x74e08000-0x77ffffff]
>Nov 08 18:16:55 e820: reserve RAM buffer [mem 0x7507e000-0x77ffffff]
>Nov 08 18:16:55 e820: reserve RAM buffer [mem 0x7ac7f000-0x7bffffff]
>Nov 08 18:16:55 e820: reserve RAM buffer [mem 0x7b000000-0x7bffffff]
>Nov 08 18:16:55 e820: reserve RAM buffer [mem 0x47f000000-0x47fffffff]
>Nov 08 18:16:55 NetLabel: Initializing
>Nov 08 18:16:55 NetLabel:  domain hash size = 128
>Nov 08 18:16:55 NetLabel:  protocols = UNLABELED CIPSOv4 CALIPSO
>Nov 08 18:16:55 NetLabel:  unlabeled traffic allowed by default
>Nov 08 18:16:55 hpet0: at MMIO 0xfed00000, IRQs 2, 8, 0, 0, 0, 0, 0, 0
>Nov 08 18:16:55 hpet0: 8 comparators, 64-bit 24.000000 MHz counter
>Nov 08 18:16:55 clocksource: Switched to clocksource tsc-early
>Nov 08 18:16:55 VFS: Disk quotas dquot_6.6.0
>Nov 08 18:16:55 VFS: Dquot-cache hash table entries: 512 (order 0, 4096 bytes)
>Nov 08 18:16:55 pnp: PnP ACPI init
>Nov 08 18:16:55 system 00:00: [io  0xffff] has been reserved
>Nov 08 18:16:55 system 00:00: [io  0x1800-0x18fe] has been reserved
>Nov 08 18:16:55 system 00:00: [io  0x0800-0x087f] has been reserved
>Nov 08 18:16:55 system 00:00: Plug and Play ACPI device, IDs PNP0c02 (active)
>Nov 08 18:16:55 pnp 00:01: Plug and Play ACPI device, IDs PNP0b00 (active)
>Nov 08 18:16:55 pnp 00:02: Plug and Play ACPI device, IDs APP000b (active)
>Nov 08 18:16:55 system 00:03: [mem 0xfed10000-0xfed17fff] has been reserved
>Nov 08 18:16:55 system 00:03: [mem 0xfed18000-0xfed18fff] has been reserved
>Nov 08 18:16:55 system 00:03: [mem 0xfed19000-0xfed19fff] has been reserved
>Nov 08 18:16:55 system 00:03: [mem 0xe0000000-0xefffffff] could not be reserved
>Nov 08 18:16:55 system 00:03: [mem 0xfd000000-0xfe7fffff] could not be reserved
>Nov 08 18:16:55 system 00:03: [mem 0xfed20000-0xfed3ffff] has been reserved
>Nov 08 18:16:55 system 00:03: [mem 0xfed90000-0xfed93fff] could not be reserved
>Nov 08 18:16:55 system 00:03: [mem 0xfed45000-0xfed8ffff] has been reserved
>Nov 08 18:16:55 system 00:03: [mem 0xff000000-0xffffffff] could not be reserved
>Nov 08 18:16:55 system 00:03: [mem 0xfee00000-0xfeefffff] has been reserved
>Nov 08 18:16:55 system 00:03: Plug and Play ACPI device, IDs PNP0c02 (active)
>Nov 08 18:16:55 system 00:04: [mem 0x20000000-0x201fffff] could not be reserved
>Nov 08 18:16:55 system 00:04: [mem 0x40000000-0x401fffff] could not be reserved
>Nov 08 18:16:55 system 00:04: Plug and Play ACPI device, IDs PNP0c01 (active)
>Nov 08 18:16:55 pnp: PnP ACPI: found 5 devices
>Nov 08 18:16:55 pci 0000:00:02.0: assigning 5 device properties
>Nov 08 18:16:55 pci 0000:01:00.0: assigning 44 device properties
>Nov 08 18:16:55 pci 0000:06:00.0: assigning 8 device properties
>Nov 08 18:16:55 pci 0000:7c:00.0: assigning 8 device properties
>Nov 08 18:16:55 pci 0000:00:1f.3: assigning 5 device properties
>Nov 08 18:16:55 clocksource: acpi_pm: mask: 0xffffff max_cycles: 0xffffff, max_idle_ns: 2085701024 ns
>Nov 08 18:16:55 pci 0000:05:02.0: bridge window [io  0x1000-0x0fff] to [bus 07] add_size 1000
>Nov 08 18:16:55 pci 0000:05:02.0: bridge window [mem 0x00100000-0x000fffff 64bit pref] to [bus 07] add_size 200000 add_align 100000
>Nov 08 18:16:55 pci 0000:7b:02.0: bridge window [io  0x1000-0x0fff] to [bus 7d] add_size 1000
>Nov 08 18:16:55 pci 0000:7b:02.0: bridge window [mem 0x00100000-0x000fffff 64bit pref] to [bus 7d] add_size 200000 add_align 100000
>Nov 08 18:16:55 pci 0000:00:1f.3: BAR 4: assigned [mem 0x80000000-0x8000ffff 64bit]
>Nov 08 18:16:55 pci 0000:00:01.0: PCI bridge to [bus 01]
>Nov 08 18:16:55 pci 0000:00:01.0:   bridge window [io  0x4000-0x4fff]
>Nov 08 18:16:55 pci 0000:00:01.0:   bridge window [mem 0x82600000-0x826fffff]
>Nov 08 18:16:55 pci 0000:00:01.0:   bridge window [mem 0xb0000000-0xc01fffff 64bit pref]
>Nov 08 18:16:55 pci 0000:05:02.0: BAR 15: no space for [mem size 0x00200000 64bit pref]
>Nov 08 18:16:55 pci 0000:05:02.0: BAR 15: failed to assign [mem size 0x00200000 64bit pref]
>Nov 08 18:16:55 pci 0000:05:02.0: BAR 13: no space for [io  size 0x1000]
>Nov 08 18:16:55 pci 0000:05:02.0: BAR 13: failed to assign [io  size 0x1000]
>Nov 08 18:16:55 pci 0000:05:02.0: BAR 15: no space for [mem size 0x00200000 64bit pref]
>Nov 08 18:16:55 pci 0000:05:02.0: BAR 15: failed to assign [mem size 0x00200000 64bit pref]
>Nov 08 18:16:55 pci 0000:05:02.0: BAR 13: no space for [io  size 0x1000]
>Nov 08 18:16:55 pci 0000:05:02.0: BAR 13: failed to assign [io  size 0x1000]
>Nov 08 18:16:55 pci 0000:05:00.0: PCI bridge to [bus 06]
>Nov 08 18:16:55 pci 0000:05:00.0:   bridge window [mem 0x82900000-0x829fffff]
>Nov 08 18:16:55 pci 0000:05:01.0: PCI bridge to [bus 08-40]
>Nov 08 18:16:55 pci 0000:05:01.0:   bridge window [io  0x6000-0x7fff]
>Nov 08 18:16:55 pci 0000:05:01.0:   bridge window [mem 0x82a00000-0x899fffff]
>Nov 08 18:16:55 pci 0000:05:01.0:   bridge window [mem 0xc0200000-0xc71fffff 64bit pref]
>Nov 08 18:16:55 pci 0000:05:02.0: PCI bridge to [bus 07]
>Nov 08 18:16:55 pci 0000:05:02.0:   bridge window [mem 0x82800000-0x828fffff]
>Nov 08 18:16:55 pci 0000:05:04.0: PCI bridge to [bus 41-79]
>Nov 08 18:16:55 pci 0000:05:04.0:   bridge window [io  0x8000-0x9fff]
>Nov 08 18:16:55 pci 0000:05:04.0:   bridge window [mem 0x89a00000-0x909fffff]
>Nov 08 18:16:55 pci 0000:05:04.0:   bridge window [mem 0xc7200000-0xce1fffff 64bit pref]
>Nov 08 18:16:55 pci 0000:04:00.0: PCI bridge to [bus 05-79]
>Nov 08 18:16:55 pci 0000:04:00.0:   bridge window [io  0x6000-0x9fff]
>Nov 08 18:16:55 pci 0000:04:00.0:   bridge window [mem 0x82800000-0x909fffff]
>Nov 08 18:16:55 pci 0000:04:00.0:   bridge window [mem 0xc0200000-0xce1fffff 64bit pref]
>Nov 08 18:16:55 pci 0000:00:01.1: PCI bridge to [bus 04-79]
>Nov 08 18:16:55 pci 0000:00:01.1:   bridge window [io  0x6000-0x9fff]
>Nov 08 18:16:55 pci 0000:00:01.1:   bridge window [mem 0x82800000-0x909fffff]
>Nov 08 18:16:55 pci 0000:00:01.1:   bridge window [mem 0xc0200000-0xce1fffff 64bit pref]
>Nov 08 18:16:55 pci 0000:7b:02.0: BAR 15: no space for [mem size 0x00200000 64bit pref]
>Nov 08 18:16:55 pci 0000:7b:02.0: BAR 15: failed to assign [mem size 0x00200000 64bit pref]
>Nov 08 18:16:55 pci 0000:7b:02.0: BAR 13: no space for [io  size 0x1000]
>Nov 08 18:16:55 pci 0000:7b:02.0: BAR 13: failed to assign [io  size 0x1000]
>Nov 08 18:16:55 pci 0000:7b:02.0: BAR 15: no space for [mem size 0x00200000 64bit pref]
>Nov 08 18:16:55 pci 0000:7b:02.0: BAR 15: failed to assign [mem size 0x00200000 64bit pref]
>Nov 08 18:16:55 pci 0000:7b:02.0: BAR 13: no space for [io  size 0x1000]
>Nov 08 18:16:55 pci 0000:7b:02.0: BAR 13: failed to assign [io  size 0x1000]
>Nov 08 18:16:55 pci 0000:7b:00.0: PCI bridge to [bus 7c]
>Nov 08 18:16:55 pci 0000:7b:00.0:   bridge window [mem 0x90b00000-0x90bfffff]
>Nov 08 18:16:55 pci 0000:7b:01.0: PCI bridge to [bus 7e-b6]
>Nov 08 18:16:55 pci 0000:7b:01.0:   bridge window [io  0xa000-0xbfff]
>Nov 08 18:16:55 pci 0000:7b:01.0:   bridge window [mem 0x90c00000-0x97bfffff]
>Nov 08 18:16:55 pci 0000:7b:01.0:   bridge window [mem 0xce200000-0xd51fffff 64bit pref]
>Nov 08 18:16:55 pci 0000:7b:02.0: PCI bridge to [bus 7d]
>Nov 08 18:16:55 pci 0000:7b:02.0:   bridge window [mem 0x90a00000-0x90afffff]
>Nov 08 18:16:55 pci 0000:7b:04.0: PCI bridge to [bus b7-ef]
>Nov 08 18:16:55 pci 0000:7b:04.0:   bridge window [io  0xc000-0xdfff]
>Nov 08 18:16:55 pci 0000:7b:04.0:   bridge window [mem 0x97c00000-0x9ebfffff]
>Nov 08 18:16:55 pci 0000:7b:04.0:   bridge window [mem 0xd5200000-0xdc1fffff 64bit pref]
>Nov 08 18:16:55 pci 0000:7a:00.0: PCI bridge to [bus 7b-ef]
>Nov 08 18:16:55 pci 0000:7a:00.0:   bridge window [io  0xa000-0xdfff]
>Nov 08 18:16:55 pci 0000:7a:00.0:   bridge window [mem 0x90a00000-0x9ebfffff]
>Nov 08 18:16:55 pci 0000:7a:00.0:   bridge window [mem 0xce200000-0xdc1fffff 64bit pref]
>Nov 08 18:16:55 pci 0000:00:01.2: PCI bridge to [bus 7a-ef]
>Nov 08 18:16:55 pci 0000:00:01.2:   bridge window [io  0xa000-0xdfff]
>Nov 08 18:16:55 pci 0000:00:01.2:   bridge window [mem 0x90a00000-0x9ebfffff]
>Nov 08 18:16:55 pci 0000:00:01.2:   bridge window [mem 0xce200000-0xdc1fffff 64bit pref]
>Nov 08 18:16:55 pci 0000:00:1b.0: PCI bridge to [bus 02]
>Nov 08 18:16:55 pci 0000:00:1b.0:   bridge window [io  0x3000-0x3fff]
>Nov 08 18:16:55 pci 0000:00:1b.0:   bridge window [mem 0x82500000-0x825fffff]
>Nov 08 18:16:55 pci 0000:00:1c.0: PCI bridge to [bus 03]
>Nov 08 18:16:55 pci 0000:00:1c.0:   bridge window [mem 0x82000000-0x824fffff]
>Nov 08 18:16:55 pci_bus 0000:00: resource 4 [io  0x0000-0x0cf7 window]
>Nov 08 18:16:55 pci_bus 0000:00: resource 5 [io  0x0d00-0xffff window]
>Nov 08 18:16:55 pci_bus 0000:00: resource 6 [mem 0x000a0000-0x000bffff window]
>Nov 08 18:16:55 pci_bus 0000:00: resource 7 [mem 0x000c0000-0x000c3fff window]
>Nov 08 18:16:55 pci_bus 0000:00: resource 8 [mem 0x000c4000-0x000c7fff window]
>Nov 08 18:16:55 pci_bus 0000:00: resource 9 [mem 0x000c8000-0x000cbfff window]
>Nov 08 18:16:55 pci_bus 0000:00: resource 10 [mem 0x000cc000-0x000cffff window]
>Nov 08 18:16:55 pci_bus 0000:00: resource 11 [mem 0x000d0000-0x000d3fff window]
>Nov 08 18:16:55 pci_bus 0000:00: resource 12 [mem 0x000d4000-0x000d7fff window]
>Nov 08 18:16:55 pci_bus 0000:00: resource 13 [mem 0x000d8000-0x000dbfff window]
>Nov 08 18:16:55 pci_bus 0000:00: resource 14 [mem 0x000dc000-0x000dffff window]
>Nov 08 18:16:55 pci_bus 0000:00: resource 15 [mem 0x000e0000-0x000e3fff window]
>Nov 08 18:16:55 pci_bus 0000:00: resource 16 [mem 0x000e4000-0x000e7fff window]
>Nov 08 18:16:55 pci_bus 0000:00: resource 17 [mem 0x000e8000-0x000ebfff window]
>Nov 08 18:16:55 pci_bus 0000:00: resource 18 [mem 0x000ec000-0x000effff window]
>Nov 08 18:16:55 pci_bus 0000:00: resource 19 [mem 0x000f0000-0x000fffff window]
>Nov 08 18:16:55 pci_bus 0000:00: resource 20 [mem 0x80000000-0xfeafffff window]
>Nov 08 18:16:55 pci_bus 0000:01: resource 0 [io  0x4000-0x4fff]
>Nov 08 18:16:55 pci_bus 0000:01: resource 1 [mem 0x82600000-0x826fffff]
>Nov 08 18:16:55 pci_bus 0000:01: resource 2 [mem 0xb0000000-0xc01fffff 64bit pref]
>Nov 08 18:16:55 pci_bus 0000:04: resource 0 [io  0x6000-0x9fff]
>Nov 08 18:16:55 pci_bus 0000:04: resource 1 [mem 0x82800000-0x909fffff]
>Nov 08 18:16:55 pci_bus 0000:04: resource 2 [mem 0xc0200000-0xce1fffff 64bit pref]
>Nov 08 18:16:55 pci_bus 0000:05: resource 0 [io  0x6000-0x9fff]
>Nov 08 18:16:55 pci_bus 0000:05: resource 1 [mem 0x82800000-0x909fffff]
>Nov 08 18:16:55 pci_bus 0000:05: resource 2 [mem 0xc0200000-0xce1fffff 64bit pref]
>Nov 08 18:16:55 pci_bus 0000:06: resource 1 [mem 0x82900000-0x829fffff]
>Nov 08 18:16:55 pci_bus 0000:08: resource 0 [io  0x6000-0x7fff]
>Nov 08 18:16:55 pci_bus 0000:08: resource 1 [mem 0x82a00000-0x899fffff]
>Nov 08 18:16:55 pci_bus 0000:08: resource 2 [mem 0xc0200000-0xc71fffff 64bit pref]
>Nov 08 18:16:55 pci_bus 0000:07: resource 1 [mem 0x82800000-0x828fffff]
>Nov 08 18:16:55 pci_bus 0000:41: resource 0 [io  0x8000-0x9fff]
>Nov 08 18:16:55 pci_bus 0000:41: resource 1 [mem 0x89a00000-0x909fffff]
>Nov 08 18:16:55 pci_bus 0000:41: resource 2 [mem 0xc7200000-0xce1fffff 64bit pref]
>Nov 08 18:16:55 pci_bus 0000:7a: resource 0 [io  0xa000-0xdfff]
>Nov 08 18:16:55 pci_bus 0000:7a: resource 1 [mem 0x90a00000-0x9ebfffff]
>Nov 08 18:16:55 pci_bus 0000:7a: resource 2 [mem 0xce200000-0xdc1fffff 64bit pref]
>Nov 08 18:16:55 pci_bus 0000:7b: resource 0 [io  0xa000-0xdfff]
>Nov 08 18:16:55 pci_bus 0000:7b: resource 1 [mem 0x90a00000-0x9ebfffff]
>Nov 08 18:16:55 pci_bus 0000:7b: resource 2 [mem 0xce200000-0xdc1fffff 64bit pref]
>Nov 08 18:16:55 pci_bus 0000:7c: resource 1 [mem 0x90b00000-0x90bfffff]
>Nov 08 18:16:55 pci_bus 0000:7e: resource 0 [io  0xa000-0xbfff]
>Nov 08 18:16:55 pci_bus 0000:7e: resource 1 [mem 0x90c00000-0x97bfffff]
>Nov 08 18:16:55 pci_bus 0000:7e: resource 2 [mem 0xce200000-0xd51fffff 64bit pref]
>Nov 08 18:16:55 pci_bus 0000:7d: resource 1 [mem 0x90a00000-0x90afffff]
>Nov 08 18:16:55 pci_bus 0000:b7: resource 0 [io  0xc000-0xdfff]
>Nov 08 18:16:55 pci_bus 0000:b7: resource 1 [mem 0x97c00000-0x9ebfffff]
>Nov 08 18:16:55 pci_bus 0000:b7: resource 2 [mem 0xd5200000-0xdc1fffff 64bit pref]
>Nov 08 18:16:55 pci_bus 0000:02: resource 0 [io  0x3000-0x3fff]
>Nov 08 18:16:55 pci_bus 0000:02: resource 1 [mem 0x82500000-0x825fffff]
>Nov 08 18:16:55 pci_bus 0000:03: resource 1 [mem 0x82000000-0x824fffff]
>Nov 08 18:16:55 NET: Registered protocol family 2
>Nov 08 18:16:55 tcp_listen_portaddr_hash hash table entries: 8192 (order: 7, 720896 bytes)
>Nov 08 18:16:55 TCP established hash table entries: 131072 (order: 8, 1048576 bytes)
>Nov 08 18:16:55 TCP bind hash table entries: 65536 (order: 10, 5242880 bytes)
>Nov 08 18:16:55 TCP: Hash tables configured (established 131072 bind 65536)
>Nov 08 18:16:55 UDP hash table entries: 8192 (order: 8, 1572864 bytes)
>Nov 08 18:16:55 UDP-Lite hash table entries: 8192 (order: 8, 1572864 bytes)
>Nov 08 18:16:55 NET: Registered protocol family 1
>Nov 08 18:16:55 pci 0000:00:02.0: Video device with shadowed ROM at [mem 0x000c0000-0x000dffff]
>Nov 08 18:16:55 pci 0000:01:00.1: Linked as a consumer to 0000:01:00.0
>Nov 08 18:16:55 PCI: CLS 256 bytes, default 64
>Nov 08 18:16:55 Unpacking initramfs...
>Nov 08 18:16:55 Freeing initrd memory: 17408K
>Nov 08 18:16:55 DMAR: ACPI device "device:91" under DMAR at fed91000 as 00:15.0
>Nov 08 18:16:55 DMAR: ACPI device "device:92" under DMAR at fed91000 as 00:1e.2
>Nov 08 18:16:55 DMAR: ACPI device "device:93" under DMAR at fed91000 as 00:1e.3
>Nov 08 18:16:55 DMAR: Failed to find handle for ACPI object \_SB.PCI0.UA00
>Nov 08 18:16:55 DMAR: Failed to find handle for ACPI object \_SB.PCI0.UA01
>Nov 08 18:16:55 DMAR: Failed to find handle for ACPI object \_SB.PCI0.UA02
>Nov 08 18:16:55 DMAR: No ATSR found
>Nov 08 18:16:55 DMAR: dmar0: Using Queued invalidation
>Nov 08 18:16:55 DMAR: dmar1: Using Queued invalidation
>Nov 08 18:16:55 DMAR: Setting RMRR:
>Nov 08 18:16:55 DMAR: Setting identity map for device 0000:00:02.0 [0x7b800000 - 0x7fffffff]
>Nov 08 18:16:55 DMAR: Prepare 0-16MiB unity mapping for LPC
>Nov 08 18:16:55 DMAR: Setting identity map for device 0000:00:1f.0 [0x0 - 0xffffff]
>Nov 08 18:16:55 DMAR: Intel(R) Virtualization Technology for Directed I/O
>Nov 08 18:16:55 iommu: Adding device 0000:00:00.0 to group 0
>Nov 08 18:16:55 iommu: Adding device 0000:00:01.0 to group 1
>Nov 08 18:16:55 iommu: Adding device 0000:00:01.1 to group 1
>Nov 08 18:16:55 iommu: Adding device 0000:00:01.2 to group 1
>Nov 08 18:16:55 iommu: Adding device 0000:00:02.0 to group 2
>Nov 08 18:16:55 iommu: Adding device 0000:00:14.0 to group 3
>Nov 08 18:16:55 iommu: Adding device 0000:00:15.0 to group 4
>Nov 08 18:16:55 iommu: Adding device 0000:00:16.0 to group 5
>Nov 08 18:16:55 iommu: Adding device 0000:00:19.0 to group 6
>Nov 08 18:16:55 iommu: Adding device 0000:00:1b.0 to group 7
>Nov 08 18:16:55 iommu: Adding device 0000:00:1c.0 to group 8
>Nov 08 18:16:55 iommu: Adding device 0000:00:1e.0 to group 9
>Nov 08 18:16:55 iommu: Adding device 0000:00:1e.1 to group 9
>Nov 08 18:16:55 iommu: Adding device 0000:00:1e.2 to group 9
>Nov 08 18:16:55 iommu: Adding device 0000:00:1e.3 to group 9
>Nov 08 18:16:55 iommu: Adding device 0000:00:1f.0 to group 10
>Nov 08 18:16:55 iommu: Adding device 0000:00:1f.2 to group 10
>Nov 08 18:16:55 iommu: Adding device 0000:00:1f.3 to group 10
>Nov 08 18:16:55 iommu: Adding device 0000:00:1f.4 to group 10
>Nov 08 18:16:55 iommu: Adding device 0000:01:00.0 to group 1
>Nov 08 18:16:55 iommu: Adding device 0000:01:00.1 to group 1
>Nov 08 18:16:55 iommu: Adding device 0000:04:00.0 to group 1
>Nov 08 18:16:55 iommu: Adding device 0000:05:00.0 to group 1
>Nov 08 18:16:55 iommu: Adding device 0000:05:01.0 to group 1
>Nov 08 18:16:55 iommu: Adding device 0000:05:02.0 to group 1
>Nov 08 18:16:55 iommu: Adding device 0000:05:04.0 to group 1
>Nov 08 18:16:55 iommu: Adding device 0000:06:00.0 to group 1
>Nov 08 18:16:55 iommu: Adding device 0000:07:00.0 to group 1
>Nov 08 18:16:55 iommu: Adding device 0000:7a:00.0 to group 1
>Nov 08 18:16:55 iommu: Adding device 0000:7b:00.0 to group 1
>Nov 08 18:16:55 iommu: Adding device 0000:7b:01.0 to group 1
>Nov 08 18:16:55 iommu: Adding device 0000:7b:02.0 to group 1
>Nov 08 18:16:55 iommu: Adding device 0000:7b:04.0 to group 1
>Nov 08 18:16:55 iommu: Adding device 0000:7c:00.0 to group 1
>Nov 08 18:16:55 iommu: Adding device 0000:7d:00.0 to group 1
>Nov 08 18:16:55 iommu: Adding device 0000:02:00.0 to group 11
>Nov 08 18:16:55 iommu: Adding device 0000:03:00.0 to group 12
>Nov 08 18:16:55 clocksource: tsc: mask: 0xffffffffffffffff max_cycles: 0x29dc05e54fc, max_idle_ns: 440795291716 ns
>Nov 08 18:16:55 clocksource: Switched to clocksource tsc
>Nov 08 18:16:55 Initialise system trusted keyrings
>Nov 08 18:16:55 Key type blacklist registered
>Nov 08 18:16:55 workingset: timestamp_bits=36 max_order=22 bucket_order=0
>Nov 08 18:16:55 zbud: loaded
>Nov 08 18:16:55 alg: No test for 842 (842-generic)
>Nov 08 18:16:55 alg: No test for 842 (842-scomp)
>Nov 08 18:16:55 NET: Registered protocol family 38
>Nov 08 18:16:55 Key type asymmetric registered
>Nov 08 18:16:55 Asymmetric key parser 'x509' registered
>Nov 08 18:16:55 Block layer SCSI generic (bsg) driver version 0.4 loaded (major 243)
>Nov 08 18:16:55 io scheduler noop registered
>Nov 08 18:16:55 io scheduler deadline registered
>Nov 08 18:16:55 io scheduler cfq registered (default)
>Nov 08 18:16:55 io scheduler mq-deadline registered
>Nov 08 18:16:55 atomic64_test: passed for x86-64 platform with CX8 and with SSE
>Nov 08 18:16:55 pciehp 0000:05:01.0:pcie204: Slot #1 AttnBtn- PwrCtrl- MRL- AttnInd- PwrInd- HotPlug+ Surprise+ Interlock- NoCompl+ LLActRep+
>Nov 08 18:16:55 pciehp 0000:05:02.0:pcie204: Slot #0 AttnBtn- PwrCtrl- MRL- AttnInd- PwrInd- HotPlug+ Surprise+ Interlock- NoCompl+ LLActRep+
>Nov 08 18:16:55 pciehp 0000:05:04.0:pcie204: Slot #4 AttnBtn- PwrCtrl- MRL- AttnInd- PwrInd- HotPlug+ Surprise+ Interlock- NoCompl+ LLActRep+
>Nov 08 18:16:55 pciehp 0000:7b:01.0:pcie204: Slot #1 AttnBtn- PwrCtrl- MRL- AttnInd- PwrInd- HotPlug+ Surprise+ Interlock- NoCompl+ LLActRep+
>Nov 08 18:16:55 pciehp 0000:7b:02.0:pcie204: Slot #0 AttnBtn- PwrCtrl- MRL- AttnInd- PwrInd- HotPlug+ Surprise+ Interlock- NoCompl+ LLActRep+
>Nov 08 18:16:55 pciehp 0000:7b:04.0:pcie204: Slot #4 AttnBtn- PwrCtrl- MRL- AttnInd- PwrInd- HotPlug+ Surprise+ Interlock- NoCompl+ LLActRep+
>Nov 08 18:16:55 efifb: probing for efifb
>Nov 08 18:16:55 efifb: framebuffer at 0xa0000000, using 27564k, total 27562k
>Nov 08 18:16:55 efifb: mode is 3360x2100x32, linelength=13440, pages=1
>Nov 08 18:16:55 efifb: scrolling: redraw
>Nov 08 18:16:55 efifb: Truecolor: size=8:8:8:8, shift=24:16:8:0
>Nov 08 18:16:55 Console: switching to colour frame buffer device 420x131
>Nov 08 18:16:55 fb0: EFI VGA frame buffer device
>Nov 08 18:16:55 intel_idle: MWAIT substates: 0x11142120
>Nov 08 18:16:55 intel_idle: v0.4.1 model 0x5E
>Nov 08 18:16:55 intel_idle: state C8 is disabled
>Nov 08 18:16:55 intel_idle: state C9 is disabled
>Nov 08 18:16:55 intel_idle: lapic_timer_reliable_states 0xffffffff
>Nov 08 18:16:55 ACPI: AC Adapter [ADP1] (off-line)
>Nov 08 18:16:55 input: Lid Switch as /devices/LNXSYSTM:00/LNXSYBUS:00/PNP0C0D:00/input/input0
>Nov 08 18:16:55 ACPI: Lid Switch [LID0]
>Nov 08 18:16:55 input: Power Button as /devices/LNXSYSTM:00/LNXSYBUS:00/PNP0C0C:00/input/input1
>Nov 08 18:16:55 ACPI: Power Button [PWRB]
>Nov 08 18:16:55 input: Sleep Button as /devices/LNXSYSTM:00/LNXSYBUS:00/PNP0C0E:00/input/input2
>Nov 08 18:16:55 ACPI: Sleep Button [SLPB]
>Nov 08 18:16:55 input: Power Button as /devices/LNXSYSTM:00/LNXPWRBN:00/input/input3
>Nov 08 18:16:55 ACPI: Power Button [PWRF]
>Nov 08 18:16:55 Serial: 8250/16550 driver, 32 ports, IRQ sharing enabled
>Nov 08 18:16:55 Non-volatile memory driver v1.3
>Nov 08 18:16:55 Linux agpgart interface v0.103
>Nov 08 18:16:55 libphy: Fixed MDIO Bus: probed
>Nov 08 18:16:55 ehci_hcd: USB 2.0 'Enhanced' Host Controller (EHCI) Driver
>Nov 08 18:16:55 ehci-pci: EHCI PCI platform driver
>Nov 08 18:16:55 ohci_hcd: USB 1.1 'Open' Host Controller (OHCI) Driver
>Nov 08 18:16:55 ohci-pci: OHCI PCI platform driver
>Nov 08 18:16:55 uhci_hcd: USB Universal Host Controller Interface driver
>Nov 08 18:16:55 xhci_hcd 0000:00:14.0: xHCI Host Controller
>Nov 08 18:16:55 xhci_hcd 0000:00:14.0: new USB bus registered, assigned bus number 1
>Nov 08 18:16:55 xhci_hcd 0000:00:14.0: hcc params 0x200077c1 hci version 0x100 quirks 0x0000000001109810
>Nov 08 18:16:55 xhci_hcd 0000:00:14.0: cache line size of 256 is not supported
>Nov 08 18:16:55 usb usb1: New USB device found, idVendor=1d6b, idProduct=0002, bcdDevice= 4.20
>Nov 08 18:16:55 usb usb1: New USB device strings: Mfr=3, Product=2, SerialNumber=1
>Nov 08 18:16:55 usb usb1: Product: xHCI Host Controller
>Nov 08 18:16:55 usb usb1: Manufacturer: Linux 4.20.0-rc1-drm xhci-hcd
>Nov 08 18:16:55 usb usb1: SerialNumber: 0000:00:14.0
>Nov 08 18:16:55 hub 1-0:1.0: USB hub found
>Nov 08 18:16:55 hub 1-0:1.0: 16 ports detected
>Nov 08 18:16:55 xhci_hcd 0000:00:14.0: xHCI Host Controller
>Nov 08 18:16:55 xhci_hcd 0000:00:14.0: new USB bus registered, assigned bus number 2
>Nov 08 18:16:55 xhci_hcd 0000:00:14.0: Host supports USB 3.0  SuperSpeed
>Nov 08 18:16:55 usb usb2: New USB device found, idVendor=1d6b, idProduct=0003, bcdDevice= 4.20
>Nov 08 18:16:55 usb usb2: New USB device strings: Mfr=3, Product=2, SerialNumber=1
>Nov 08 18:16:55 usb usb2: Product: xHCI Host Controller
>Nov 08 18:16:55 usb usb2: Manufacturer: Linux 4.20.0-rc1-drm xhci-hcd
>Nov 08 18:16:55 usb usb2: SerialNumber: 0000:00:14.0
>Nov 08 18:16:55 hub 2-0:1.0: USB hub found
>Nov 08 18:16:55 hub 2-0:1.0: 8 ports detected
>Nov 08 18:16:55 xhci_hcd 0000:07:00.0: xHCI Host Controller
>Nov 08 18:16:55 xhci_hcd 0000:07:00.0: new USB bus registered, assigned bus number 3
>Nov 08 18:16:55 xhci_hcd 0000:07:00.0: hcc params 0x200077c1 hci version 0x110 quirks 0x0000000200009810
>Nov 08 18:16:55 usb usb3: New USB device found, idVendor=1d6b, idProduct=0002, bcdDevice= 4.20
>Nov 08 18:16:55 usb usb3: New USB device strings: Mfr=3, Product=2, SerialNumber=1
>Nov 08 18:16:55 usb usb3: Product: xHCI Host Controller
>Nov 08 18:16:55 usb usb3: Manufacturer: Linux 4.20.0-rc1-drm xhci-hcd
>Nov 08 18:16:55 usb usb3: SerialNumber: 0000:07:00.0
>Nov 08 18:16:55 hub 3-0:1.0: USB hub found
>Nov 08 18:16:55 hub 3-0:1.0: 2 ports detected
>Nov 08 18:16:55 xhci_hcd 0000:07:00.0: xHCI Host Controller
>Nov 08 18:16:55 xhci_hcd 0000:07:00.0: new USB bus registered, assigned bus number 4
>Nov 08 18:16:55 xhci_hcd 0000:07:00.0: Host supports USB 3.1 Enhanced SuperSpeed
>Nov 08 18:16:55 usb usb4: New USB device found, idVendor=1d6b, idProduct=0003, bcdDevice= 4.20
>Nov 08 18:16:55 usb usb4: New USB device strings: Mfr=3, Product=2, SerialNumber=1
>Nov 08 18:16:55 usb usb4: Product: xHCI Host Controller
>Nov 08 18:16:55 usb usb4: Manufacturer: Linux 4.20.0-rc1-drm xhci-hcd
>Nov 08 18:16:55 usb usb4: SerialNumber: 0000:07:00.0
>Nov 08 18:16:55 hub 4-0:1.0: USB hub found
>Nov 08 18:16:55 hub 4-0:1.0: 2 ports detected
>Nov 08 18:16:55 xhci_hcd 0000:7d:00.0: xHCI Host Controller
>Nov 08 18:16:55 xhci_hcd 0000:7d:00.0: new USB bus registered, assigned bus number 5
>Nov 08 18:16:55 xhci_hcd 0000:7d:00.0: hcc params 0x200077c1 hci version 0x110 quirks 0x0000000200009810
>Nov 08 18:16:55 usb usb5: New USB device found, idVendor=1d6b, idProduct=0002, bcdDevice= 4.20
>Nov 08 18:16:55 usb usb5: New USB device strings: Mfr=3, Product=2, SerialNumber=1
>Nov 08 18:16:55 usb usb5: Product: xHCI Host Controller
>Nov 08 18:16:55 usb usb5: Manufacturer: Linux 4.20.0-rc1-drm xhci-hcd
>Nov 08 18:16:55 usb usb5: SerialNumber: 0000:7d:00.0
>Nov 08 18:16:55 hub 5-0:1.0: USB hub found
>Nov 08 18:16:55 hub 5-0:1.0: 2 ports detected
>Nov 08 18:16:55 xhci_hcd 0000:7d:00.0: xHCI Host Controller
>Nov 08 18:16:55 xhci_hcd 0000:7d:00.0: new USB bus registered, assigned bus number 6
>Nov 08 18:16:55 xhci_hcd 0000:7d:00.0: Host supports USB 3.1 Enhanced SuperSpeed
>Nov 08 18:16:55 usb usb6: New USB device found, idVendor=1d6b, idProduct=0003, bcdDevice= 4.20
>Nov 08 18:16:55 usb usb6: New USB device strings: Mfr=3, Product=2, SerialNumber=1
>Nov 08 18:16:55 usb usb6: Product: xHCI Host Controller
>Nov 08 18:16:55 usb usb6: Manufacturer: Linux 4.20.0-rc1-drm xhci-hcd
>Nov 08 18:16:55 usb usb6: SerialNumber: 0000:7d:00.0
>Nov 08 18:16:55 hub 6-0:1.0: USB hub found
>Nov 08 18:16:55 hub 6-0:1.0: 2 ports detected
>Nov 08 18:16:55 usbcore: registered new interface driver usbserial_generic
>Nov 08 18:16:55 usbserial: USB Serial support registered for generic
>Nov 08 18:16:55 i8042: PNP: No PS/2 controller found.
>Nov 08 18:16:55 mousedev: PS/2 mouse device common for all mice
>Nov 08 18:16:55 rtc_cmos 00:01: RTC can wake from S4
>Nov 08 18:16:55 rtc_cmos 00:01: registered as rtc0
>Nov 08 18:16:55 rtc_cmos 00:01: alarms up to one month, y3k, 242 bytes nvram, hpet irqs
>Nov 08 18:16:55 device-mapper: uevent: version 1.0.3
>Nov 08 18:16:55 device-mapper: ioctl: 4.39.0-ioctl (2018-04-03) initialised: dm-devel@redhat.com
>Nov 08 18:16:55 intel_pstate: Intel P-state driver initializing
>Nov 08 18:16:55 intel_pstate: HWP enabled
>Nov 08 18:16:55 hidraw: raw HID events driver (C) Jiri Kosina
>Nov 08 18:16:55 usbcore: registered new interface driver usbhid
>Nov 08 18:16:55 usbhid: USB HID core driver
>Nov 08 18:16:55 intel_pmc_core:  initialized
>Nov 08 18:16:55 drop_monitor: Initializing network drop monitor service
>Nov 08 18:16:55 Initializing XFRM netlink socket
>Nov 08 18:16:55 NET: Registered protocol family 10
>Nov 08 18:16:55 Segment Routing with IPv6
>Nov 08 18:16:55 mip6: Mobile IPv6
>Nov 08 18:16:55 NET: Registered protocol family 17
>Nov 08 18:16:55 RAS: Correctable Errors collector initialized.
>Nov 08 18:16:55 microcode: sig=0x506e3, pf=0x20, revision=0xc6
>Nov 08 18:16:55 microcode: Microcode Update Driver: v2.2.
>Nov 08 18:16:55 AVX2 version of gcm_enc/dec engaged.
>Nov 08 18:16:55 AES CTR mode by8 optimization enabled
>Nov 08 18:16:55 sched_clock: Marking stable (2228566164, -350736)->(2236194238, -7978810)
>Nov 08 18:16:55 registered taskstats version 1
>Nov 08 18:16:55 Loading compiled-in X.509 certificates
>Nov 08 18:16:55 Loaded X.509 cert 'Build time autogenerated kernel key: 78b553e7189bfc0d00f92073c01cf4efb3fd886d'
>Nov 08 18:16:55 zswap: loaded using pool lzo/zbud
>Nov 08 18:16:55 Key type big_key registered
>Nov 08 18:16:55 Key type encrypted registered
>Nov 08 18:16:55 ima: No TPM chip found, activating TPM-bypass!
>Nov 08 18:16:55 ima: Allocated hash algorithm: sha1
>Nov 08 18:16:55   Magic number: 10:634:257
>Nov 08 18:16:55 acpi device:96: hash matches
>Nov 08 18:16:55 rtc_cmos 00:01: setting system clock to 2018-11-09 02:16:54 UTC (1541729814)
>Nov 08 18:16:55 Freeing unused kernel image memory: 3956K
>Nov 08 18:16:55 Write protecting the kernel read-only data: 22528k
>Nov 08 18:16:55 Freeing unused kernel image memory: 2016K
>Nov 08 18:16:55 Freeing unused kernel image memory: 1900K
>Nov 08 18:16:55 x86/mm: Checked W+X mappings: passed, no W+X pages found.
>Nov 08 18:16:55 rodata_test: all tests were successful
>Nov 08 18:16:55 x86/mm: Checking user space page tables
>Nov 08 18:16:55 x86/mm: Checked W+X mappings: passed, no W+X pages found.
>Nov 08 18:16:55 Run /init as init process
>Nov 08 18:16:55 usb 1-11: new high-speed USB device number 2 using xhci_hcd
>Nov 08 18:16:55 usb 1-11: New USB device found, idVendor=13b1, idProduct=003f, bcdDevice= 0.00
>Nov 08 18:16:55 usb 1-11: New USB device strings: Mfr=1, Product=2, SerialNumber=3
>Nov 08 18:16:55 usb 1-11: Product: WUSB6300
>Nov 08 18:16:55 usb 1-11: Manufacturer: Linksys
>Nov 08 18:16:55 usb 1-11: SerialNumber: 34
>Nov 08 18:16:55 random: systemd: uninitialized urandom read (16 bytes read)
>Nov 08 18:16:55 random: systemd: uninitialized urandom read (16 bytes read)
>Nov 08 18:16:55 random: systemd: uninitialized urandom read (16 bytes read)
>Nov 08 18:16:55 audit: type=1130 audit(1541729815.016:2): pid=1 uid=0 auid=4294967295 ses=4294967295 subj=kernel msg='unit=kmod-static-nodes comm="systemd" exe="/usr/lib/systemd/systemd" hostname=? addr=? terminal=? res=success'
>Nov 08 18:16:55 audit: type=1130 audit(1541729815.025:3): pid=1 uid=0 auid=4294967295 ses=4294967295 subj=kernel msg='unit=systemd-tmpfiles-setup comm="systemd" exe="/usr/lib/systemd/systemd" hostname=? addr=? terminal=? res=success'
>Nov 08 18:16:55 audit: type=1130 audit(1541729815.028:4): pid=1 uid=0 auid=4294967295 ses=4294967295 subj=kernel msg='unit=systemd-sysctl comm="systemd" exe="/usr/lib/systemd/systemd" hostname=? addr=? terminal=? res=success'
>Nov 08 18:16:55 audit: type=1130 audit(1541729815.036:5): pid=1 uid=0 auid=4294967295 ses=4294967295 subj=kernel msg='unit=systemd-tmpfiles-setup-dev comm="systemd" exe="/usr/lib/systemd/systemd" hostname=? addr=? terminal=? res=success'
>Nov 08 18:16:55 audit: type=1130 audit(1541729815.112:6): pid=1 uid=0 auid=4294967295 ses=4294967295 subj=kernel msg='unit=systemd-vconsole-setup comm="systemd" exe="/usr/lib/systemd/systemd" hostname=? addr=? terminal=? res=success'
>Nov 08 18:16:55 audit: type=1131 audit(1541729815.112:7): pid=1 uid=0 auid=4294967295 ses=4294967295 subj=kernel msg='unit=systemd-vconsole-setup comm="systemd" exe="/usr/lib/systemd/systemd" hostname=? addr=? terminal=? res=success'
>Nov 08 18:16:55 audit: type=1130 audit(1541729815.128:8): pid=1 uid=0 auid=4294967295 ses=4294967295 subj=kernel msg='unit=dracut-cmdline comm="systemd" exe="/usr/lib/systemd/systemd" hostname=? addr=? terminal=? res=success'
>Nov 08 18:16:55 audit: type=1130 audit(1541729815.131:9): pid=1 uid=0 auid=4294967295 ses=4294967295 subj=kernel msg='unit=systemd-journald comm="systemd" exe="/usr/lib/systemd/systemd" hostname=? addr=? terminal=? res=success'
>Nov 08 18:16:55 audit: type=1130 audit(1541729815.142:10): pid=1 uid=0 auid=4294967295 ses=4294967295 subj=kernel msg='unit=systemd-udevd comm="systemd" exe="/usr/lib/systemd/systemd" hostname=? addr=? terminal=? res=success'
>Nov 08 18:16:55 video: module verification failed: signature and/or required key missing - tainting kernel
>Nov 08 18:16:55 applespi: loading out-of-tree module taints kernel.
>Nov 08 18:16:55 intel-lpss 0000:00:15.0: enabling device (0000 -> 0002)
>Nov 08 18:16:55 nvme nvme0: pci function 0000:02:00.0
>Nov 08 18:16:55 intel-lpss 0000:00:19.0: enabling device (0000 -> 0002)
>Nov 08 18:16:55 dw-apb-uart.1: ttyS4 at MMIO 0x8272a000 (irq = 21, base_baud = 115200) is a 16550A
>Nov 08 18:16:55 serial serial0: tty port ttyS4 registered
>Nov 08 18:16:55 kvmgt: Unknown symbol gfn_to_memslot (err -2)
>Nov 08 18:16:55 kvmgt: Unknown symbol vfio_pin_pages (err -2)
>Nov 08 18:16:55 kvmgt: Unknown symbol vfio_info_cap_shift (err -2)
>Nov 08 18:16:55 kvmgt: Unknown symbol vfio_set_irqs_validate_and_prepare (err -2)
>Nov 08 18:16:55 kvmgt: Unknown symbol vfio_device_put (err -2)
>Nov 08 18:16:55 kvmgt: Unknown symbol gfn_to_pfn (err -2)
>Nov 08 18:16:55 kvmgt: Unknown symbol mdev_from_dev (err -2)
>Nov 08 18:16:55 kvmgt: Unknown symbol kvm_put_kvm (err -2)
>Nov 08 18:16:55 kvmgt: Unknown symbol kvm_write_guest (err -2)
>Nov 08 18:16:55 kvmgt: Unknown symbol kvm_slot_page_track_remove_page (err -2)
>Nov 08 18:16:55 kvmgt: Unknown symbol kvm_page_track_register_notifier (err -2)
>Nov 08 18:16:55 kvmgt: Unknown symbol mdev_parent_dev (err -2)
>Nov 08 18:16:55 kvmgt: Unknown symbol vfio_unpin_pages (err -2)
>Nov 08 18:16:55 kvmgt: Unknown symbol kvm_is_visible_gfn (err -2)
>Nov 08 18:16:55 kvmgt: Unknown symbol kvm_page_track_unregister_notifier (err -2)
>Nov 08 18:16:55 kvmgt: Unknown symbol vfio_device_get_from_dev (err -2)
>Nov 08 18:16:55 kvmgt: Unknown symbol kvm_slot_page_track_add_page (err -2)
>Nov 08 18:16:55 kvmgt: Unknown symbol vfio_register_notifier (err -2)
>Nov 08 18:16:55 kvmgt: Unknown symbol vfio_info_add_capability (err -2)
>Nov 08 18:16:55 kvmgt: Unknown symbol mdev_get_drvdata (err -2)
>Nov 08 18:16:55 kvmgt: Unknown symbol mdev_register_device (err -2)
>Nov 08 18:16:55 kvmgt: Unknown symbol mdev_dev (err -2)
>Nov 08 18:16:55 kvmgt: Unknown symbol mdev_unregister_device (err -2)
>Nov 08 18:16:55 kvmgt: Unknown symbol vfio_unregister_notifier (err -2)
>Nov 08 18:16:55 kvmgt: Unknown symbol kvm_read_guest (err -2)
>Nov 08 18:16:55 kvmgt: Unknown symbol mdev_set_drvdata (err -2)
>Nov 08 18:16:55 kvmgt: Unknown symbol kvm_get_kvm (err -2)
>Nov 08 18:16:55 intel-lpss 0000:00:1e.0: enabling device (0000 -> 0002)
>Nov 08 18:16:55 dw-apb-uart.2: ttyS5 at MMIO 0x8272b000 (irq = 20, base_baud = 3000000) is a 16550A
>Nov 08 18:16:55 serial serial1: tty port ttyS5 registered
>Nov 08 18:16:55 intel-lpss 0000:00:1e.1: enabling device (0000 -> 0002)
>Nov 08 18:16:55 dw-apb-uart.3: ttyS6 at MMIO 0x8272c000 (irq = 21, base_baud = 115200) is a 16550A
>Nov 08 18:16:55 serial serial2: tty port ttyS6 registered
>Nov 08 18:16:55 apple-ibridge: registered driver 'apple-ib-touchbar'
>Nov 08 18:16:55 intel-lpss 0000:00:1e.2: enabling device (0000 -> 0002)
>Nov 08 18:16:55 intel-lpss 0000:00:1e.3: enabling device (0000 -> 0002)
>Nov 08 18:16:55 input: Apple SPI Keyboard as /devices/pci0000:00/0000:00:1e.3/pxa2xx-spi.5/spi_master/spi2/spi-APP000D:00/input/input4
>Nov 08 18:16:55 input: Apple SPI Touchpad as /devices/pci0000:00/0000:00:1e.3/pxa2xx-spi.5/spi_master/spi2/spi-APP000D:00/input/input5
>Nov 08 18:16:55 applespi: modeswitch done.
>Nov 08 18:16:55 applespi: spi-device probe done: spi-APP000D:00
>Nov 08 18:16:55 [drm:intel_pch_type [i915]] Found SunrisePoint PCH
>Nov 08 18:16:55 [drm:i915_driver_load [i915]] WOPCM size: 1024KiB
>Nov 08 18:16:55 [drm:intel_uc_init_early [i915]] enable_guc=0 (submission:no huc:no)
>Nov 08 18:16:55 [drm:i915_driver_load [i915]] guc_log_level=0 (enabled:no, verbose:no, verbosity:0)
>Nov 08 18:16:55 [drm:intel_power_domains_init [i915]] Allowed DC state mask 00
>Nov 08 18:16:55 [drm:i915_ggtt_probe_hw [i915]] GGTT size = 4096M
>Nov 08 18:16:55 [drm:i915_ggtt_probe_hw [i915]] GMADR size = 256M
>Nov 08 18:16:55 [drm:i915_ggtt_probe_hw [i915]] DSM size = 64M
>Nov 08 18:16:55 [drm] VT-d active for gfx access
>Nov 08 18:16:55 checking generic (a0000000 1aeb000) vs hw (a0000000 10000000)
>Nov 08 18:16:55 fb0: switching to inteldrmfb from EFI VGA
>Nov 08 18:16:55 Console: switching to colour dummy device 80x25
>Nov 08 18:16:55 [drm] Replacing VGA console driver
>Nov 08 18:16:55 [drm:i915_gem_init_stolen [i915]] GEN6_STOLEN_RESERVED = 7ff00017
>Nov 08 18:16:55 [drm:i915_gem_init_stolen [i915]] Memory reserved for graphics device: 65536K, usable: 64512K
>Nov 08 18:16:55 [drm:intel_gvt_init [i915]] GVT-g is disabled by kernel params
>Nov 08 18:16:55 [drm:intel_opregion_setup [i915]] graphic opregion physical addr: 0x7af97018
>Nov 08 18:16:55 [drm:intel_opregion_setup [i915]] Public ACPI methods supported
>Nov 08 18:16:55 [drm:intel_opregion_setup [i915]] SWSCI supported
>Nov 08 18:16:55 [drm:intel_opregion_setup [i915]] SWSCI GBDA callbacks 00040001, SBCB callbacks 00200001
>Nov 08 18:16:55 [drm:intel_opregion_setup [i915]] ASLE supported
>Nov 08 18:16:55 [drm:intel_opregion_setup [i915]] ASLE extension supported
>Nov 08 18:16:55 [drm:intel_opregion_setup [i915]] Found valid VBT in ACPI OpRegion (Mailbox #4)
>Nov 08 18:16:55 [drm:skl_dram_get_channel_info [i915]] (size:width:rank) L(8GB:X16:dual) S(0GB:X8:single)
>Nov 08 18:16:55 [drm:skl_dram_get_channel_info [i915]] (size:width:rank) L(8GB:X16:dual) S(0GB:X8:single)
>Nov 08 18:16:55 [drm:skl_dram_get_channels_info [i915]] memory configuration is Symmetric memory
>Nov 08 18:16:55 [drm:i915_driver_load.cold.17 [i915]] DRAM bandwidth:34133344 KBps, total-channels: 2
>Nov 08 18:16:55 [drm:i915_driver_load.cold.17 [i915]] DRAM rank: dual rank 16GB-dimm:no
>Nov 08 18:16:55 [drm] Supports vblank timestamp caching Rev 2 (21.10.2013).
>Nov 08 18:16:55 [drm] Driver supports precise vblank timestamp query.
>Nov 08 18:16:55 [drm:intel_bios_init [i915]] Set default to SSC at 120000 kHz
>Nov 08 18:16:55 [drm:intel_bios_init [i915]] VBT signature "$VBT SKYLAKE        ", BDB version 196
>Nov 08 18:16:55 [drm:intel_bios_init [i915]] BDB_GENERAL_FEATURES int_tv_support 0 int_crt_support 0 lvds_use_ssc 0 lvds_ssc_freq 120000 display_clock_mode 1 fdi_rx_polarity_inverted 0
>Nov 08 18:16:55 [drm:intel_bios_init [i915]] crt_ddc_bus_pin: 2
>Nov 08 18:16:55 [drm:intel_opregion_get_panel_type [i915]] Failed to get panel details from OpRegion (-22)
>Nov 08 18:16:55 [drm:intel_bios_init [i915]] Panel type: 2 (VBT)
>Nov 08 18:16:55 [drm:intel_bios_init [i915]] DRRS supported mode is static
>Nov 08 18:16:55 [drm:intel_bios_init [i915]] Found panel mode in BIOS VBT tables:
>Nov 08 18:16:55 [drm:drm_mode_debug_printmodeline [drm]] Modeline 0:"1024x768" 0 65000 1024 1048 1184 1344 768 771 777 806 0x8 0xa
>Nov 08 18:16:55 [drm:intel_bios_init [i915]] VBT initial LVDS value 300
>Nov 08 18:16:55 [drm:intel_bios_init [i915]] VBT backlight PWM modulation frequency 200 Hz, active high, min brightness 0, level 255, controller 0
>Nov 08 18:16:55 [drm:intel_bios_init [i915]] DRRS State Enabled:1
>Nov 08 18:16:55 [drm:intel_bios_init [i915]] Skipping SDVO device mapping
>Nov 08 18:16:55 [drm:intel_bios_init [i915]] Port A VBT info: DP:1 HDMI:0 DVI:0 EDP:1 CRT:0
>Nov 08 18:16:55 [drm:intel_bios_init [i915]] VBT HDMI level shift for port A: 0
>Nov 08 18:16:55 [drm:intel_bios_init [i915]] Port C VBT info: DP:1 HDMI:1 DVI:1 EDP:0 CRT:0
>Nov 08 18:16:55 [drm:intel_bios_init [i915]] VBT HDMI level shift for port C: 8
>Nov 08 18:16:55 [drm:intel_bios_init [i915]] Port D VBT info: DP:1 HDMI:1 DVI:1 EDP:0 CRT:0
>Nov 08 18:16:55 [drm:intel_bios_init [i915]] VBT HDMI level shift for port D: 8
>Nov 08 18:16:55 [drm:intel_dsm_detect [i915]] no _DSM method for intel device
>Nov 08 18:16:55 [drm:intel_dsm_detect [i915]] no _DSM method for intel device
>Nov 08 18:16:55 [drm:i915_driver_load [i915]] rawclk rate: 24000 kHz
>Nov 08 18:16:55 [drm:gen9_set_dc_state [i915]] Setting DC state from 00 to 00
>Nov 08 18:16:55 [drm:intel_power_well_enable [i915]] enabling power well 1
>Nov 08 18:16:55 [drm:intel_power_well_enable [i915]] enabling MISC IO power well
>Nov 08 18:16:55 [drm:intel_dump_cdclk_state [i915]] Current CDCLK 675000 kHz, VCO 8100000 kHz, ref 24000 kHz, bypass 24000 kHz, voltage level 3
>Nov 08 18:16:55 [drm:intel_update_max_cdclk [i915]] Max CD clock rate: 675000 kHz
>Nov 08 18:16:55 [drm:skl_init_cdclk [i915]] Max dotclock rate: 675000 kHz
>Nov 08 18:16:55 [drm:intel_power_well_enable [i915]] enabling always-on
>Nov 08 18:16:55 [drm:intel_power_well_enable [i915]] enabling DC off
>Nov 08 18:16:55 [drm:gen9_set_dc_state [i915]] Setting DC state from 00 to 00
>Nov 08 18:16:55 [drm:intel_power_well_enable [i915]] enabling power well 2
>Nov 08 18:16:55 i915 0000:00:02.0: vgaarb: changed VGA decodes: olddecodes=io+mem,decodes=none:owns=io+mem
>Nov 08 18:16:55 [drm:intel_power_well_enable [i915]] enabling DDI A/E IO power well
>Nov 08 18:16:55 [drm:intel_power_well_enable [i915]] enabling DDI B IO power well
>Nov 08 18:16:55 [drm:intel_power_well_enable [i915]] enabling DDI C IO power well
>Nov 08 18:16:55 [drm:intel_power_well_enable [i915]] enabling DDI D IO power well
>Nov 08 18:16:55 [drm:intel_csr_ucode_init [i915]] Loading i915/skl_dmc_ver1_27.bin
>Nov 08 18:16:55 [drm] Finished loading DMC firmware i915/skl_dmc_ver1_27.bin (v1.27)
>Nov 08 18:16:55 [drm] Disabling framebuffer compression (FBC) to prevent screen flicker with VT-d enabled
>Nov 08 18:16:55 [drm:intel_fbc_init [i915]] Sanitized enable_fbc value: 0
>Nov 08 18:16:55 [drm:intel_print_wm_latency [i915]] Gen9 Plane WM0 latency 2 (2.0 usec)
>Nov 08 18:16:55 [drm:intel_print_wm_latency [i915]] Gen9 Plane WM1 latency 19 (19.0 usec)
>Nov 08 18:16:55 [drm:intel_print_wm_latency [i915]] Gen9 Plane WM2 latency 28 (28.0 usec)
>Nov 08 18:16:55 [drm:intel_print_wm_latency [i915]] Gen9 Plane WM3 latency 32 (32.0 usec)
>Nov 08 18:16:55 [drm:intel_print_wm_latency [i915]] Gen9 Plane WM4 latency 63 (63.0 usec)
>Nov 08 18:16:55 [drm:intel_print_wm_latency [i915]] Gen9 Plane WM5 latency 77 (77.0 usec)
>Nov 08 18:16:55 [drm:intel_print_wm_latency [i915]] Gen9 Plane WM6 latency 83 (83.0 usec)
>Nov 08 18:16:55 [drm:intel_print_wm_latency [i915]] Gen9 Plane WM7 latency 99 (99.0 usec)
>Nov 08 18:16:55 [drm:intel_modeset_init [i915]] 3 display pipes available.
>Nov 08 18:16:55 [drm:intel_dump_cdclk_state [i915]] Current CDCLK 675000 kHz, VCO 8100000 kHz, ref 24000 kHz, bypass 24000 kHz, voltage level 3
>Nov 08 18:16:55 [drm:intel_aux_ch [i915]] using AUX A for port A (VBT)
>Nov 08 18:16:55 [drm:intel_dp_init_connector [i915]] Adding eDP connector on port A
>Nov 08 18:16:55 [drm:intel_pps_dump_state [i915]] cur t1_t3 125 t8 2100 t9 2500 t10 740 t11_t12 6000
>Nov 08 18:16:55 [drm:intel_pps_dump_state [i915]] vbt t1_t3 2000 t8 10 t9 2000 t10 500 t11_t12 6000
>Nov 08 18:16:55 [drm:intel_dp_init_panel_power_sequencer [i915]] panel power up delay 200, power down delay 74, power cycle delay 600
>Nov 08 18:16:55 [drm:intel_dp_init_panel_power_sequencer [i915]] backlight on delay 210, off delay 250
>Nov 08 18:16:55 [drm:intel_dp_init_panel_power_sequencer_registers [i915]] panel power sequencer register settings: PP_ON 0x7d00001, PP_OFF 0x2e40001, PP_DIV 0x4af06
>Nov 08 18:16:55 [drm:edp_panel_vdd_on [i915]] Turning eDP port A VDD on
>Nov 08 18:16:55 [drm:edp_panel_vdd_on [i915]] PP_STATUS: 0x80000008 PP_CONTROL: 0x0000000f
>Nov 08 18:16:55 [drm:intel_dp_read_dpcd [i915]] DPCD: 11 0a 84 41 00 00 01 80 02 00 00 00 0f 0b 00
>Nov 08 18:16:55 [drm:drm_dp_read_desc [drm_kms_helper]] DP sink: OUI 00-10-fa dev-ID eD\025eaa HW-rev 1.0 SW-rev 2.15 quirks 0x0000
>Nov 08 18:16:55 [drm:intel_dp_init_connector [i915]] eDP DPCD: 02 83 97
>Nov 08 18:16:55 [drm:intel_psr_init_dpcd [i915]] eDP panel supports PSR version 1
>Nov 08 18:16:55 [drm:intel_psr_init_dpcd [i915]] PSR idle frames: 9
>Nov 08 18:16:55 [drm:intel_psr_init_dpcd [i915]] PSR link_standby: 0
>Nov 08 18:16:55 [drm:intel_psr_init_dpcd [i915]] PSR TP1 time: 5000
>Nov 08 18:16:55 [drm:intel_psr_init_dpcd [i915]] PSR TP2/TP3 time: 5000
>Nov 08 18:16:55 [drm:drm_add_edid_modes [drm]] ELD: no CEA Extension found
>Nov 08 18:16:55 [drm:drm_add_display_info [drm]] non_desktop set to 0
>Nov 08 18:16:55 [drm:drm_add_display_info [drm]] non_desktop set to 0
>Nov 08 18:16:55 [drm:intel_dp_init_connector [i915]] VBT doesn't support DRRS
>Nov 08 18:16:55 [drm:intel_panel_setup_backlight [i915]] Connector eDP-1 backlight initialized, enabled, brightness 2082/2777
>Nov 08 18:16:55 [drm:intel_modeset_init [i915]] VBT says port B is not DVI/HDMI/DP compatible, respect it
>Nov 08 18:16:55 [drm:intel_aux_ch [i915]] using AUX C for port C (VBT)
>Nov 08 18:16:55 [drm:intel_dp_init_connector [i915]] Adding DP connector on port C
>Nov 08 18:16:55 [drm:intel_hdmi_init_connector [i915]] Adding HDMI connector on port C
>Nov 08 18:16:55 [drm:intel_hdmi_init_connector [i915]] Using DDC pin 0x4 for port C (VBT)
>Nov 08 18:16:55 [drm:intel_aux_ch [i915]] using AUX D for port D (VBT)
>Nov 08 18:16:55 [drm:intel_dp_init_connector [i915]] Adding DP connector on port D
>Nov 08 18:16:55 [drm:intel_hdmi_init_connector [i915]] Adding HDMI connector on port D
>Nov 08 18:16:55 [drm:intel_hdmi_init_connector [i915]] Using DDC pin 0x6 for port D (VBT)
>Nov 08 18:16:55 [drm:intel_modeset_setup_hw_state [i915]] [CRTC:45:pipe A] hw state readout: enabled
>Nov 08 18:16:55 [drm:intel_modeset_setup_hw_state [i915]] [CRTC:63:pipe B] hw state readout: disabled
>Nov 08 18:16:55 [drm:intel_modeset_setup_hw_state [i915]] [CRTC:81:pipe C] hw state readout: disabled
>Nov 08 18:16:55 [drm:intel_modeset_setup_hw_state [i915]] [PLANE:28:plane 1A] hw state readout: enabled, pipe A
>Nov 08 18:16:55 [drm:intel_modeset_setup_hw_state [i915]] [PLANE:35:plane 2A] hw state readout: disabled, pipe A
>Nov 08 18:16:55 [drm:intel_modeset_setup_hw_state [i915]] [PLANE:42:cursor A] hw state readout: disabled, pipe A
>Nov 08 18:16:55 [drm:intel_modeset_setup_hw_state [i915]] [PLANE:46:plane 1B] hw state readout: disabled, pipe B
>Nov 08 18:16:55 [drm:intel_modeset_setup_hw_state [i915]] [PLANE:53:plane 2B] hw state readout: disabled, pipe B
>Nov 08 18:16:55 [drm:intel_modeset_setup_hw_state [i915]] [PLANE:60:cursor B] hw state readout: disabled, pipe B
>Nov 08 18:16:55 [drm:intel_modeset_setup_hw_state [i915]] [PLANE:64:plane 1C] hw state readout: disabled, pipe C
>Nov 08 18:16:55 [drm:intel_modeset_setup_hw_state [i915]] [PLANE:71:plane 2C] hw state readout: disabled, pipe C
>Nov 08 18:16:55 [drm:intel_modeset_setup_hw_state [i915]] [PLANE:78:cursor C] hw state readout: disabled, pipe C
>Nov 08 18:16:55 [drm:intel_modeset_setup_hw_state [i915]] DPLL 0 hw state readout: crtc_mask 0x00000001, on 1
>Nov 08 18:16:55 [drm:intel_modeset_setup_hw_state [i915]] DPLL 1 hw state readout: crtc_mask 0x00000000, on 0
>Nov 08 18:16:55 [drm:intel_modeset_setup_hw_state [i915]] DPLL 2 hw state readout: crtc_mask 0x00000000, on 0
>Nov 08 18:16:55 [drm:intel_modeset_setup_hw_state [i915]] DPLL 3 hw state readout: crtc_mask 0x00000000, on 0
>Nov 08 18:16:55 [drm:intel_ddi_get_config [i915]] pipe has 30 bpp for eDP panel, overriding BIOS-provided max 18 bpp
>Nov 08 18:16:55 [drm:intel_modeset_setup_hw_state [i915]] [ENCODER:82:DDI A] hw state readout: enabled, pipe A
>Nov 08 18:16:55 [drm:intel_modeset_setup_hw_state [i915]] [ENCODER:90:DDI C] hw state readout: disabled, pipe A
>Nov 08 18:16:55 [drm:intel_modeset_setup_hw_state [i915]] [ENCODER:92:DP-MST A] hw state readout: disabled, pipe A
>Nov 08 18:16:55 [drm:intel_modeset_setup_hw_state [i915]] [ENCODER:93:DP-MST B] hw state readout: disabled, pipe B
>Nov 08 18:16:55 [drm:intel_modeset_setup_hw_state [i915]] [ENCODER:94:DP-MST C] hw state readout: disabled, pipe C
>Nov 08 18:16:55 [drm:intel_modeset_setup_hw_state [i915]] [ENCODER:103:DDI D] hw state readout: disabled, pipe A
>Nov 08 18:16:55 [drm:intel_modeset_setup_hw_state [i915]] [ENCODER:105:DP-MST A] hw state readout: disabled, pipe A
>Nov 08 18:16:55 [drm:intel_modeset_setup_hw_state [i915]] [ENCODER:106:DP-MST B] hw state readout: disabled, pipe B
>Nov 08 18:16:55 [drm:intel_modeset_setup_hw_state [i915]] [ENCODER:107:DP-MST C] hw state readout: disabled, pipe C
>Nov 08 18:16:55 [drm:intel_modeset_setup_hw_state [i915]] [CONNECTOR:83:eDP-1] hw state readout: enabled
>Nov 08 18:16:55 [drm:intel_modeset_setup_hw_state [i915]] [CONNECTOR:91:DP-1] hw state readout: disabled
>Nov 08 18:16:55 [drm:intel_modeset_setup_hw_state [i915]] [CONNECTOR:98:HDMI-A-1] hw state readout: disabled
>Nov 08 18:16:55 [drm:intel_modeset_setup_hw_state [i915]] [CONNECTOR:104:DP-2] hw state readout: disabled
>Nov 08 18:16:55 [drm:intel_modeset_setup_hw_state [i915]] [CONNECTOR:110:HDMI-A-2] hw state readout: disabled
>Nov 08 18:16:55 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [MODE:2880x1800] for [CRTC:45:pipe A] state 00000000ba1fa585
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] [CRTC:45:pipe A][setup_hw_state]
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] output_types: EDP (0x100)
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] output format: RGB
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] cpu_transcoder: EDP, pipe bpp: 30, dithering: 0
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] dp m_n: lanes: 4; gmch_m: 7983741, gmch_n: 8388608, link_m: 532249, link_n: 524288, tu: 64
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] audio: 0, infoframes: 0
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] requested mode:
>Nov 08 18:16:55 [drm:drm_mode_debug_printmodeline [drm]] Modeline 0:"2880x1800" 60 328919 3360 2888 2920 2960 2100 1838 1846 1852 0x40 0x9
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] adjusted mode:
>Nov 08 18:16:55 [drm:drm_mode_debug_printmodeline [drm]] Modeline 0:"2880x1800" 60 328919 2880 2888 2920 2960 1800 1838 1846 1852 0x40 0x9
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] crtc timings: 328919 2880 2888 2920 2960 1800 1838 1846 1852, type: 0x40 flags: 0x9
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] port clock: 324000, pipe src size: 3360x2100, pixel rate 447695
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] num_scalers: 2, scaler_users: 0x80000000, scaler_id: 0
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] pch pfit: pos: 0x00000000, size: 0x0b400708, enabled
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] ips: 0, double wide: 0
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] dpll_hw_state: ctrl1: 0x7, cfgcr1: 0x0, cfgcr2: 0x0
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] planes on this crtc
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] [PLANE:28:plane 1A] disabled, scaler_id = -1
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] [PLANE:35:plane 2A] disabled, scaler_id = -1
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] [PLANE:42:cursor A] disabled, scaler_id = -1
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] [CRTC:63:pipe B][setup_hw_state]
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] output_types:  (0x0)
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] output format: Invalid
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] cpu_transcoder: B, pipe bpp: 0, dithering: 0
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] audio: 0, infoframes: 0
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] requested mode:
>Nov 08 18:16:55 [drm:drm_mode_debug_printmodeline [drm]] Modeline 0:"" 0 0 0 0 0 0 0 0 0 0 0x0 0x0
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] adjusted mode:
>Nov 08 18:16:55 [drm:drm_mode_debug_printmodeline [drm]] Modeline 0:"" 0 0 0 0 0 0 0 0 0 0 0x0 0x0
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] crtc timings: 0 0 0 0 0 0 0 0 0, type: 0x0 flags: 0x0
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] port clock: 0, pipe src size: 0x0, pixel rate 0
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] num_scalers: 2, scaler_users: 0x0, scaler_id: -1
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] pch pfit: pos: 0x00000000, size: 0x00000000, disabled
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] ips: 0, double wide: 0
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] dpll_hw_state: ctrl1: 0x0, cfgcr1: 0x0, cfgcr2: 0x0
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] planes on this crtc
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] [PLANE:46:plane 1B] disabled, scaler_id = -1
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] [PLANE:53:plane 2B] disabled, scaler_id = -1
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] [PLANE:60:cursor B] disabled, scaler_id = -1
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] [CRTC:81:pipe C][setup_hw_state]
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] output_types:  (0x0)
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] output format: Invalid
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] cpu_transcoder: C, pipe bpp: 0, dithering: 0
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] audio: 0, infoframes: 0
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] requested mode:
>Nov 08 18:16:55 [drm:drm_mode_debug_printmodeline [drm]] Modeline 0:"" 0 0 0 0 0 0 0 0 0 0 0x0 0x0
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] adjusted mode:
>Nov 08 18:16:55 [drm:drm_mode_debug_printmodeline [drm]] Modeline 0:"" 0 0 0 0 0 0 0 0 0 0 0x0 0x0
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] crtc timings: 0 0 0 0 0 0 0 0 0, type: 0x0 flags: 0x0
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] port clock: 0, pipe src size: 0x0, pixel rate 0
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] num_scalers: 1, scaler_users: 0x0, scaler_id: -1
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] pch pfit: pos: 0x00000000, size: 0x00000000, disabled
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] ips: 0, double wide: 0
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] dpll_hw_state: ctrl1: 0x0, cfgcr1: 0x0, cfgcr2: 0x0
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] planes on this crtc
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] [PLANE:64:plane 1C] disabled, scaler_id = -1
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] [PLANE:71:plane 2C] disabled, scaler_id = -1
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] [PLANE:78:cursor C] disabled, scaler_id = -1
>Nov 08 18:16:55 [drm:skylake_get_initial_plane_config [i915]] pipe A/plane 1A with fb: size=3360x2100@32, offset=0, pitch 13440, size 0x1b12000
>Nov 08 18:16:55 [drm:i915_gem_object_create_stolen_for_preallocated [i915]] creating preallocated stolen object: stolen_offset=0x0000000000000000, gtt_offset=0x0000000000000000, size=0x0000000001b12000
>Nov 08 18:16:55 [drm:intel_alloc_initial_plane_obj.isra.148 [i915]] initial plane fb obj 00000000b0eb345d
>Nov 08 18:16:55 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000011b7fd30
>Nov 08 18:16:55 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000ebb659ee state to 0000000011b7fd30
>Nov 08 18:16:55 [drm:drm_atomic_add_affected_planes [drm]] Adding all current planes for [CRTC:45:pipe A] to 0000000011b7fd30
>Nov 08 18:16:55 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000eab81e42 state to 0000000011b7fd30
>Nov 08 18:16:55 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:63:pipe B] 0000000062f57f3c state to 0000000011b7fd30
>Nov 08 18:16:55 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000011b7fd30
>Nov 08 18:16:55 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000062f57f3c state to 0000000011b7fd30
>Nov 08 18:16:55 [drm:drm_atomic_add_affected_planes [drm]] Adding all current planes for [CRTC:45:pipe A] to 0000000011b7fd30
>Nov 08 18:16:55 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000eab81e42 state to 0000000011b7fd30
>Nov 08 18:16:55 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:63:pipe B] 00000000ebb659ee state to 0000000011b7fd30
>Nov 08 18:16:55 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:81:pipe C] 00000000377a9c9a state to 0000000011b7fd30
>Nov 08 18:16:55 [drm:drm_atomic_check_only [drm]] checking 0000000011b7fd30
>Nov 08 18:16:55 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 114
>Nov 08 18:16:55 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:16:55 [drm:intel_atomic_setup_scalers [i915]] Attached scaler id 0.0 to CRTC:45
>Nov 08 18:16:55 [drm:drm_atomic_check_only [drm]] atomic driver check for 0000000011b7fd30 failed: -35
>Nov 08 18:16:55 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000011b7fd30
>Nov 08 18:16:55 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000377a9c9a state to 0000000011b7fd30
>Nov 08 18:16:55 [drm:drm_atomic_add_affected_planes [drm]] Adding all current planes for [CRTC:45:pipe A] to 0000000011b7fd30
>Nov 08 18:16:55 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000eab81e42 state to 0000000011b7fd30
>Nov 08 18:16:55 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:63:pipe B] 00000000ebb659ee state to 0000000011b7fd30
>Nov 08 18:16:55 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:81:pipe C] 0000000062f57f3c state to 0000000011b7fd30
>Nov 08 18:16:55 [drm:drm_atomic_check_only [drm]] checking 0000000011b7fd30
>Nov 08 18:16:55 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 114
>Nov 08 18:16:55 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:16:55 [drm:intel_atomic_setup_scalers [i915]] Attached scaler id 0.0 to CRTC:45
>Nov 08 18:16:55 [drm:skl_compute_wm [i915]] [PLANE:28:plane 1A] ddb (25 - 881) -> (0 - 860)
>Nov 08 18:16:55 [drm:skl_compute_wm [i915]] [PLANE:42:cursor A] ddb (0 - 0) -> (860 - 892)
>Nov 08 18:16:55 [drm:drm_atomic_commit [drm]] committing 0000000011b7fd30
>Nov 08 18:16:55 [drm:i915_gem_init_ggtt [i915]] clearing unused GTT space: [1b13000, 100000000]
>Nov 08 18:16:55 [drm:intel_ctx_workarounds_init [i915]] Number of context specific w/a: 9
>Nov 08 18:16:55 [drm:i915_gem_contexts_init [i915]] logical context support initialized
>Nov 08 18:16:55 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000011b7fd30
>Nov 08 18:16:55 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000011b7fd30
>Nov 08 18:16:55 [drm:intel_fbdev_init [i915]] found possible fb from plane A
>Nov 08 18:16:55 [drm:intel_fbdev_init [i915]] pipe B not active or no fb, skipping
>Nov 08 18:16:55 [drm:intel_fbdev_init [i915]] pipe C not active or no fb, skipping
>Nov 08 18:16:55 [drm:intel_fbdev_init [i915]] checking plane A for BIOS fb
>Nov 08 18:16:55 [drm:intel_fbdev_init [i915]] pipe A area: 2880x1800, bpp: 32, size: 24514560
>Nov 08 18:16:55 [drm:intel_fbdev_init [i915]] fb big enough for plane A (28385280 >= 24514560)
>Nov 08 18:16:55 [drm:intel_fbdev_init [i915]] pipe B not active, skipping
>Nov 08 18:16:55 [drm:intel_fbdev_init [i915]] pipe C not active, skipping
>Nov 08 18:16:55 [drm:intel_fbdev_init [i915]] using BIOS fb for initial console
>Nov 08 18:16:55 [drm:intel_backlight_device_register [i915]] Connector eDP-1 backlight sysfs interface registered
>Nov 08 18:16:55 [drm:intel_dp_connector_register [i915]] registering DPDDC-A bus for card0-eDP-1
>Nov 08 18:16:55 [drm:intel_dp_connector_register [i915]] registering DPDDC-C bus for card0-DP-1
>Nov 08 18:16:55 [drm:intel_dp_connector_register [i915]] registering DPDDC-D bus for card0-DP-2
>Nov 08 18:16:55 [drm] Initialized i915 1.6.0 20181102 for 0000:00:02.0 on minor 0
>Nov 08 18:16:55 [drm:intel_opregion_resume [i915]] 5 outputs detected
>Nov 08 18:16:55 [Firmware Bug]: ACPI(GFX0) defines _DOD but not _DOS
>Nov 08 18:16:55 ACPI: Video Device [GFX0] (multi-head: yes  rom: no  post: no)
>Nov 08 18:16:55 WARNING: CPU: 2 PID: 7 at drivers/pci/msi.c:1262 pci_irq_get_affinity+0x66/0x80
>Nov 08 18:16:55 Modules linked in: i915(E+) spi_pxa2xx_platform(E) crct10dif_pclmul(E) crc32_pclmul(E) apple_ib_tb(OE) crc32c_intel(E) i2c_algo_bit(E) drm_kms_helper(E) drm(E) ghash_clmulni_intel(E) nvme(E) nvme_core(E) intel_lpss_pci(E) intel_lpss(E) apple_ibridge(OE) applespi(OE) video(E)
>Nov 08 18:16:55 CPU: 2 PID: 7 Comm: kworker/u16:0 Tainted: G           OE     4.20.0-rc1-drm #18
>Nov 08 18:16:55 Hardware name: Apple Inc. MacBookPro13,3/Mac-A5C67F76ED83108C, BIOS MBP133.88Z.0247.B00.1806261159 06/26/2018
>Nov 08 18:16:55 Workqueue: nvme-reset-wq nvme_reset_work [nvme]
>Nov 08 18:16:55 RIP: 0010:pci_irq_get_affinity+0x66/0x80
>Nov 08 18:16:55 Code: 0b 31 c0 c3 83 e2 02 48 c7 c0 30 d3 78 aa 74 26 48 8b 87 50 04 00 00 48 85 c0 74 0e 48 8b 50 30 48 85 d2 74 05 39 70 14 77 05 <0f> 0b 31 c0 c3 48 63 f6 48 8d 04 f2 c3 48 8b 40 30 c3 0f 1f 84 00
>Nov 08 18:16:55 RSP: 0018:ffffa5fc0191bcf0 EFLAGS: 00010246
>Nov 08 18:16:55 RAX: ffff96a425985540 RBX: 0000000000000000 RCX: 0000000000000040
>Nov 08 18:16:55 RDX: 0000000000000000 RSI: 0000000000000000 RDI: ffff96a42b2e6000
>Nov 08 18:16:55 RBP: 0000000000000000 R08: ffff96a42e1e5fa0 R09: ffff96a42d807800
>Nov 08 18:16:55 R10: 000000083a9dc71c R11: ffffffffabc28a78 R12: ffff96a428cc0008
>Nov 08 18:16:55 R13: 0000000000000000 R14: ffff96a42b2e6000 R15: 00000000ffffffff
>Nov 08 18:16:55 FS:  0000000000000000(0000) GS:ffff96a42e000000(0000) knlGS:0000000000000000
>Nov 08 18:16:55 CS:  0010 DS: 0000 ES: 0000 CR0: 0000000080050033
>Nov 08 18:16:55 CR2: 000055881256d000 CR3: 00000002c5612005 CR4: 00000000003606e0
>Nov 08 18:16:55 DR0: 0000000000000000 DR1: 0000000000000000 DR2: 0000000000000000
>Nov 08 18:16:55 DR3: 0000000000000000 DR6: 00000000fffe0ff0 DR7: 0000000000000400
>Nov 08 18:16:55 Call Trace:
>Nov 08 18:16:55  blk_mq_pci_map_queues+0x37/0xc0
>Nov 08 18:16:55  blk_mq_alloc_tag_set+0xe3/0x220
>Nov 08 18:16:55  nvme_reset_work+0x1045/0x17a1 [nvme]
>Nov 08 18:16:55  process_one_work+0x24c/0x5f0
>Nov 08 18:16:55  worker_thread+0x1d5/0x390
>Nov 08 18:16:55  ? drain_workqueue+0x180/0x180
>Nov 08 18:16:55  kthread+0x120/0x140
>Nov 08 18:16:55  ? kthread_park+0x80/0x80
>Nov 08 18:16:55  ret_from_fork+0x3a/0x50
>Nov 08 18:16:55 irq event stamp: 18724
>Nov 08 18:16:55 hardirqs last  enabled at (18723): [<ffffffffa9a6e88b>] _raw_spin_unlock_irqrestore+0x4b/0x60
>Nov 08 18:16:55 hardirqs last disabled at (18724): [<ffffffffa90037e8>] trace_hardirqs_off_thunk+0x1a/0x1c
>Nov 08 18:16:55 softirqs last  enabled at (18434): [<ffffffffa9e00365>] __do_softirq+0x365/0x47c
>Nov 08 18:16:55 softirqs last disabled at (18425): [<ffffffffa9c00e5a>] do_softirq_own_stack+0x2a/0x40
>Nov 08 18:16:55 WARNING: CPU: 2 PID: 7 at drivers/pci/msi.c:1262 pci_irq_get_affinity+0x66/0x80
>Nov 08 18:16:55 ---[ end trace 25b06a44c08de7ae ]---
>Nov 08 18:16:55 acpi device:02: registered as cooling_device8
>Nov 08 18:16:55 input: Video Bus as /devices/LNXSYSTM:00/LNXSYBUS:00/PNP0A08:00/device:01/LNXVIDEO:00/input/input6
>Nov 08 18:16:55 ACPI: Video Device [IGPU] (multi-head: yes  rom: no  post: no)
>Nov 08 18:16:55 [drm:asle_work [i915]] bclp = 0x80000002
>Nov 08 18:16:55 [drm:asle_work [i915]] updating opregion backlight 2/255
>Nov 08 18:16:55 [drm:intel_panel_actually_set_backlight [i915]] set backlight PWM = 22
>Nov 08 18:16:55 [drm:asle_work [i915]] No request on ASLC interrupt 0x00000000
>Nov 08 18:16:55 acpi device:7e: registered as cooling_device9
>Nov 08 18:16:55 input: Video Bus as /devices/LNXSYSTM:00/LNXSYBUS:00/PNP0A08:00/LNXVIDEO:01/input/input7
>Nov 08 18:16:55 [drm:intel_power_well_disable [i915]] disabling DDI D IO power well
>Nov 08 18:16:55 [drm:intel_power_well_disable [i915]] disabling DDI C IO power well
>Nov 08 18:16:55 [drm:drm_setup_crtcs [drm_kms_helper]] 
>Nov 08 18:16:55 [drm:intel_power_well_disable [i915]] disabling DDI B IO power well
>Nov 08 18:16:55 [drm:intel_power_well_disable [i915]] disabling power well 2
>Nov 08 18:16:55 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:83:eDP-1]
>Nov 08 18:16:55 [drm:intel_dp_detect [i915]] [CONNECTOR:83:eDP-1]
>Nov 08 18:16:55 i915 device info: pciid=0x191b rev=0x06 platform=SKYLAKE gen=9
>Nov 08 18:16:55 i915 device info: is_mobile: no
>Nov 08 18:16:55 i915 device info: is_lp: no
>Nov 08 18:16:55 i915 device info: is_alpha_support: no
>Nov 08 18:16:55 i915 device info: has_64bit_reloc: yes
>Nov 08 18:16:55 i915 device info: has_csr: yes
>Nov 08 18:16:55 i915 device info: has_ddi: yes
>Nov 08 18:16:55 i915 device info: has_dp_mst: yes
>Nov 08 18:16:55 i915 device info: has_reset_engine: yes
>Nov 08 18:16:55 i915 device info: has_fbc: no
>Nov 08 18:16:55 i915 device info: has_fpga_dbg: yes
>Nov 08 18:16:55 i915 device info: has_gmch_display: no
>Nov 08 18:16:55 i915 device info: has_guc: yes
>Nov 08 18:16:55 i915 device info: has_guc_ct: no
>Nov 08 18:16:55 i915 device info: has_hotplug: yes
>Nov 08 18:16:55 i915 device info: has_l3_dpf: no
>Nov 08 18:16:55 i915 device info: has_llc: yes
>Nov 08 18:16:55 i915 device info: has_logical_ring_contexts: yes
>Nov 08 18:16:55 i915 device info: has_logical_ring_elsq: no
>Nov 08 18:16:55 i915 device info: has_logical_ring_preemption: yes
>Nov 08 18:16:55 i915 device info: has_overlay: no
>Nov 08 18:16:55 i915 device info: has_pooled_eu: no
>Nov 08 18:16:55 i915 device info: has_psr: yes
>Nov 08 18:16:55 i915 device info: has_rc6: yes
>Nov 08 18:16:55 i915 device info: has_rc6p: no
>Nov 08 18:16:55 i915 device info: has_runtime_pm: yes
>Nov 08 18:16:55 [drm:intel_dp_print_rates [i915]] source rates: 162000, 216000, 270000, 324000, 432000, 540000
>Nov 08 18:16:55 [drm:intel_dp_print_rates [i915]] sink rates: 162000, 270000
>Nov 08 18:16:55 i915 device info: has_snoop: no
>Nov 08 18:16:55 i915 device info: has_coherent_ggtt: yes
>Nov 08 18:16:55 i915 device info: unfenced_needs_alignment: no
>Nov 08 18:16:55 i915 device info: cursor_needs_physical: no
>Nov 08 18:16:55 [drm:intel_dp_print_rates [i915]] common rates: 162000, 270000
>Nov 08 18:16:55 i915 device info: hws_needs_physical: no
>Nov 08 18:16:55 i915 device info: overlay_needs_physical: no
>Nov 08 18:16:55 i915 device info: supports_tv: no
>Nov 08 18:16:55 i915 device info: has_ipc: no
>Nov 08 18:16:55 i915 device info: slice total: 1, mask=0001
>Nov 08 18:16:55 i915 device info: subslice total: 3
>Nov 08 18:16:55 i915 device info: slice0: 3 subslices, mask=0007
>Nov 08 18:16:55 i915 device info: slice1: 0 subslices, mask=0000
>Nov 08 18:16:55 i915 device info: slice2: 0 subslices, mask=0000
>Nov 08 18:16:55 i915 device info: EU total: 24
>Nov 08 18:16:55 i915 device info: EU per subslice: 8
>Nov 08 18:16:55 i915 device info: has slice power gating: no
>Nov 08 18:16:55 i915 device info: has subslice power gating: no
>Nov 08 18:16:55 i915 device info: has EU power gating: yes
>Nov 08 18:16:55 i915 device info: CS timestamp frequency: 12000 kHz
>Nov 08 18:16:55 [drm:drm_dp_read_desc [drm_kms_helper]] DP sink: OUI 00-10-fa dev-ID eD\025eaa HW-rev 1.0 SW-rev 2.15 quirks 0x0000
>Nov 08 18:16:55 [drm:intel_dp_detect [i915]] MST support? port A: no, sink: no, modparam: yes
>Nov 08 18:16:55 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:83:eDP-1] status updated from unknown to connected
>Nov 08 18:16:55 [drm:drm_add_display_info [drm]] non_desktop set to 0
>Nov 08 18:16:55 [drm:drm_add_edid_modes [drm]] ELD: no CEA Extension found
>Nov 08 18:16:55 [drm:drm_add_display_info [drm]] non_desktop set to 0
>Nov 08 18:16:55 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:83:eDP-1] probed modes :
>Nov 08 18:16:55 [drm:drm_mode_debug_printmodeline [drm]] Modeline 84:"2880x1800" 60 328920 2880 2888 2920 2960 1800 1838 1846 1852 0x48 0x9
>Nov 08 18:16:55 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:91:DP-1]
>Nov 08 18:16:55 [drm:intel_dp_detect [i915]] [CONNECTOR:91:DP-1]
>Nov 08 18:16:55 [drm:intel_power_well_enable [i915]] enabling power well 2
>Nov 08 18:16:55 [drm:intel_power_well_disable [i915]] disabling power well 2
>Nov 08 18:16:55 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:91:DP-1] status updated from unknown to disconnected
>Nov 08 18:16:55 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:91:DP-1] disconnected
>Nov 08 18:16:55 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:98:HDMI-A-1]
>Nov 08 18:16:55 [drm:intel_hdmi_detect [i915]] [CONNECTOR:98:HDMI-A-1]
>Nov 08 18:16:55  nvme0n1: p1 p2 p3 p4 p5
>Nov 08 18:16:55 [drm:do_gmbus_xfer [i915]] GMBUS [i915 gmbus dpc] timed out, falling back to bit banging on pin 4
>Nov 08 18:16:55 [drm:drm_do_probe_ddc_edid [drm]] drm: skipping non-existent adapter i915 gmbus dpc
>Nov 08 18:16:55 [drm:intel_hdmi_set_edid [i915]] HDMI GMBUS EDID read failed, retry using GPIO bit-banging
>Nov 08 18:16:55 [drm:intel_gmbus_force_bit [i915]] enabling bit-banging on i915 gmbus dpc. force bit now 1
>Nov 08 18:16:55 [drm:drm_do_probe_ddc_edid [drm]] drm: skipping non-existent adapter i915 gmbus dpc
>Nov 08 18:16:55 [drm:intel_gmbus_force_bit [i915]] disabling bit-banging on i915 gmbus dpc. force bit now 0
>Nov 08 18:16:55 [drm:do_gmbus_xfer [i915]] GMBUS [i915 gmbus dpc] timed out, falling back to bit banging on pin 4
>Nov 08 18:16:55 [drm:drm_dp_dual_mode_detect [drm_kms_helper]] DP dual mode HDMI ID:  (err -6)
>Nov 08 18:16:55 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:98:HDMI-A-1] status updated from unknown to disconnected
>Nov 08 18:16:55 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:98:HDMI-A-1] disconnected
>Nov 08 18:16:55 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:104:DP-2]
>Nov 08 18:16:55 [drm:intel_dp_detect [i915]] [CONNECTOR:104:DP-2]
>Nov 08 18:16:55 [drm:intel_power_well_enable [i915]] enabling power well 2
>Nov 08 18:16:55 [drm:intel_power_well_disable [i915]] disabling power well 2
>Nov 08 18:16:55 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:104:DP-2] status updated from unknown to disconnected
>Nov 08 18:16:55 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:104:DP-2] disconnected
>Nov 08 18:16:55 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:110:HDMI-A-2]
>Nov 08 18:16:55 [drm:intel_hdmi_detect [i915]] [CONNECTOR:110:HDMI-A-2]
>Nov 08 18:16:55 [drm:do_gmbus_xfer [i915]] GMBUS [i915 gmbus dpd] timed out, falling back to bit banging on pin 6
>Nov 08 18:16:55 [drm:drm_do_probe_ddc_edid [drm]] drm: skipping non-existent adapter i915 gmbus dpd
>Nov 08 18:16:55 [drm:intel_hdmi_set_edid [i915]] HDMI GMBUS EDID read failed, retry using GPIO bit-banging
>Nov 08 18:16:55 [drm:intel_gmbus_force_bit [i915]] enabling bit-banging on i915 gmbus dpd. force bit now 1
>Nov 08 18:16:55 [drm:drm_do_probe_ddc_edid [drm]] drm: skipping non-existent adapter i915 gmbus dpd
>Nov 08 18:16:55 [drm:intel_gmbus_force_bit [i915]] disabling bit-banging on i915 gmbus dpd. force bit now 0
>Nov 08 18:16:55 [drm:do_gmbus_xfer [i915]] GMBUS [i915 gmbus dpd] timed out, falling back to bit banging on pin 6
>Nov 08 18:16:55 [drm:drm_dp_dual_mode_detect [drm_kms_helper]] DP dual mode HDMI ID:  (err -6)
>Nov 08 18:16:55 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:110:HDMI-A-2] status updated from unknown to disconnected
>Nov 08 18:16:55 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:110:HDMI-A-2] disconnected
>Nov 08 18:16:55 [drm:drm_setup_crtcs [drm_kms_helper]] connector 83 enabled? yes
>Nov 08 18:16:55 [drm:drm_setup_crtcs [drm_kms_helper]] connector 91 enabled? no
>Nov 08 18:16:55 [drm:drm_setup_crtcs [drm_kms_helper]] connector 98 enabled? no
>Nov 08 18:16:55 [drm:drm_setup_crtcs [drm_kms_helper]] connector 104 enabled? no
>Nov 08 18:16:55 [drm:drm_setup_crtcs [drm_kms_helper]] connector 110 enabled? no
>Nov 08 18:16:55 [drm:intel_fb_initial_config [i915]] Not using firmware configuration
>Nov 08 18:16:55 [drm:drm_setup_crtcs [drm_kms_helper]] looking for cmdline mode on connector 83
>Nov 08 18:16:55 [drm:drm_setup_crtcs [drm_kms_helper]] looking for preferred mode on connector 83 0
>Nov 08 18:16:55 [drm:drm_setup_crtcs [drm_kms_helper]] found mode 2880x1800
>Nov 08 18:16:55 [drm:drm_setup_crtcs [drm_kms_helper]] picking CRTCs for 8192x8192 config
>Nov 08 18:16:55 [drm:drm_setup_crtcs [drm_kms_helper]] desired mode 2880x1800 set on crtc 45 (0,0)
>Nov 08 18:16:55 [drm:intelfb_create [i915]] re-using BIOS fb
>Nov 08 18:16:55 [drm:intelfb_create [i915]] allocated 3360x2100 fb: 0x00000000
>Nov 08 18:16:55 fbcon: inteldrmfb (fb0) is primary device
>Nov 08 18:16:55 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000a077dd3f state to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000009ad07c1c state to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:35:plane 2A] 0000000071e2b87b state to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:35:plane 2A] state 0000000071e2b87b
>Nov 08 18:16:55 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:42:cursor A] 000000007248a631 state to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:42:cursor A] state 000000007248a631
>Nov 08 18:16:55 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:46:plane 1B] 00000000630bd681 state to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:53:plane 2B] 0000000098e2906b state to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:53:plane 2B] state 0000000098e2906b
>Nov 08 18:16:55 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:60:cursor B] 000000005e0c22d6 state to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:60:cursor B] state 000000005e0c22d6
>Nov 08 18:16:55 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:64:plane 1C] 000000008108ae2e state to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:71:plane 2C] 00000000a559b919 state to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:71:plane 2C] state 00000000a559b919
>Nov 08 18:16:55 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:78:cursor C] 0000000088e29a3f state to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:78:cursor C] state 0000000088e29a3f
>Nov 08 18:16:55 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [MODE:2880x1800] for [CRTC:45:pipe A] state 000000009ad07c1c
>Nov 08 18:16:55 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:114] for [PLANE:28:plane 1A] state 00000000a077dd3f
>Nov 08 18:16:55 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 0000000088e29a3f state to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000009ad07c1c state to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:35:plane 2A] 00000000a559b919 state to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:35:plane 2A] state 00000000a559b919
>Nov 08 18:16:55 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000a559b919 state to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000009ad07c1c state to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:35:plane 2A] 0000000088e29a3f state to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:35:plane 2A] state 0000000088e29a3f
>Nov 08 18:16:55 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:42:cursor A] 000000008108ae2e state to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:42:cursor A] state 000000008108ae2e
>Nov 08 18:16:55 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:46:plane 1B] 000000005e0c22d6 state to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:53:plane 2B] 0000000098e2906b state to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:53:plane 2B] state 0000000098e2906b
>Nov 08 18:16:55 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:60:cursor B] 00000000630bd681 state to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:60:cursor B] state 00000000630bd681
>Nov 08 18:16:55 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:64:plane 1C] 000000007248a631 state to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:71:plane 2C] 0000000071e2b87b state to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:71:plane 2C] state 0000000071e2b87b
>Nov 08 18:16:55 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:78:cursor C] 00000000a077dd3f state to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:78:cursor C] state 00000000a077dd3f
>Nov 08 18:16:55 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [MODE:2880x1800] for [CRTC:45:pipe A] state 000000009ad07c1c
>Nov 08 18:16:55 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:114] for [PLANE:28:plane 1A] state 00000000a559b919
>Nov 08 18:16:55 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:45:pipe A] to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_get_connector_state [drm]] Added [CONNECTOR:83:eDP-1] 0000000035ff40d0 state to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 0000000035ff40d0 to [NOCRTC]
>Nov 08 18:16:55 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 0000000035ff40d0 to [CRTC:45:pipe A]
>Nov 08 18:16:55 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000a077dd3f state to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000009ad07c1c state to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:35:plane 2A] 0000000071e2b87b state to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:35:plane 2A] state 0000000071e2b87b
>Nov 08 18:16:55 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:42:cursor A] 000000007248a631 state to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:42:cursor A] state 000000007248a631
>Nov 08 18:16:55 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:46:plane 1B] 00000000630bd681 state to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:53:plane 2B] 0000000098e2906b state to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:53:plane 2B] state 0000000098e2906b
>Nov 08 18:16:55 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:60:cursor B] 000000005e0c22d6 state to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:60:cursor B] state 000000005e0c22d6
>Nov 08 18:16:55 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:64:plane 1C] 000000008108ae2e state to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:71:plane 2C] 0000000088e29a3f state to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:71:plane 2C] state 0000000088e29a3f
>Nov 08 18:16:55 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:78:cursor C] 00000000a559b919 state to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:78:cursor C] state 00000000a559b919
>Nov 08 18:16:55 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [MODE:2880x1800] for [CRTC:45:pipe A] state 000000009ad07c1c
>Nov 08 18:16:55 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:114] for [PLANE:28:plane 1A] state 00000000a077dd3f
>Nov 08 18:16:55 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:45:pipe A] to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_get_connector_state [drm]] Added [CONNECTOR:83:eDP-1] 0000000035ff40d0 state to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 0000000035ff40d0 to [NOCRTC]
>Nov 08 18:16:55 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 0000000035ff40d0 to [CRTC:45:pipe A]
>Nov 08 18:16:55 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:63:pipe B] 0000000010821349 state to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [NOMODE] for [CRTC:63:pipe B] state 0000000010821349
>Nov 08 18:16:55 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:46:plane 1B] state 00000000630bd681
>Nov 08 18:16:55 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:63:pipe B] to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:81:pipe C] 00000000383e5dfe state to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [NOMODE] for [CRTC:81:pipe C] state 00000000383e5dfe
>Nov 08 18:16:55 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:64:plane 1C] state 000000008108ae2e
>Nov 08 18:16:55 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:81:pipe C] to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_check_only [drm]] checking 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_helper_check_modeset [drm_kms_helper]] [CRTC:45:pipe A] mode changed
>Nov 08 18:16:55 [drm:drm_atomic_helper_check_modeset [drm_kms_helper]] Updating routing for [CONNECTOR:83:eDP-1]
>Nov 08 18:16:55 [drm:drm_atomic_helper_check_modeset [drm_kms_helper]] [CONNECTOR:83:eDP-1] keeps [ENCODER:82:DDI A], now on [CRTC:45:pipe A]
>Nov 08 18:16:55 [drm:drm_atomic_helper_check_modeset [drm_kms_helper]] [CRTC:45:pipe A] needs all connectors, enable: y, active: y
>Nov 08 18:16:55 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:45:pipe A] to 00000000f33fabc7
>Nov 08 18:16:55 [drm:drm_atomic_add_affected_planes [drm]] Adding all current planes for [CRTC:45:pipe A] to 00000000f33fabc7
>Nov 08 18:16:55 [drm:intel_atomic_check [i915]] Limiting display bpp to 30 instead of Edid bpp 30, requested bpp 36, max platform bpp 36
>Nov 08 18:16:55 [drm:skl_update_scaler [i915]] scaler_user index 0.31: Staged freeing scaler id 0 scaler_users = 0x0
>Nov 08 18:16:55 [drm:intel_dp_compute_config [i915]] DP link computation with max lane count 4 max rate 270000 max bpp 30 pixel clock 328920KHz
>Nov 08 18:16:55 [drm:intel_dp_compute_config [i915]] DP lane count 4 clock 270000 bpp 24
>Nov 08 18:16:55 [drm:intel_dp_compute_config [i915]] DP link rate required 986760 available 1080000
>Nov 08 18:16:55 [drm:intel_atomic_check [i915]] hw max bpp: 36, pipe bpp: 24, dithering: 0
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] [CRTC:45:pipe A][modeset]
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] output_types: EDP (0x100)
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] output format: RGB
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] cpu_transcoder: EDP, pipe bpp: 24, dithering: 0
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] dp m_n: lanes: 4; gmch_m: 7664391, gmch_n: 8388608, link_m: 638699, link_n: 524288, tu: 64
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] audio: 0, infoframes: 0
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] requested mode:
>Nov 08 18:16:55 [drm:drm_mode_debug_printmodeline [drm]] Modeline 0:"2880x1800" 60 328920 2880 2888 2920 2960 1800 1838 1846 1852 0x48 0x9
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] adjusted mode:
>Nov 08 18:16:55 [drm:drm_mode_debug_printmodeline [drm]] Modeline 0:"2880x1800" 60 328920 2880 2888 2920 2960 1800 1838 1846 1852 0x48 0x9
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] crtc timings: 328920 2880 2888 2920 2960 1800 1838 1846 1852, type: 0x48 flags: 0x9
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] port clock: 270000, pipe src size: 2880x1800, pixel rate 328920
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] num_scalers: 2, scaler_users: 0x0, scaler_id: -1
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] pch pfit: pos: 0x00000000, size: 0x00000000, disabled
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] ips: 0, double wide: 0
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] dpll_hw_state: ctrl1: 0x7, cfgcr1: 0x0, cfgcr2: 0x0
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] planes on this crtc
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] [PLANE:28:plane 1A] FB:114, fb = 3360x2100 format = XR24 little-endian (0x34325258)
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]]         scaler:-1 src 0x0+3360+2100 dst 0x0+3360+2100
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] [PLANE:35:plane 2A] disabled, scaler_id = -1
>Nov 08 18:16:55 [drm:intel_dump_pipe_config [i915]] [PLANE:42:cursor A] disabled, scaler_id = -1
>Nov 08 18:16:55 [drm:intel_atomic_check [i915]] New cdclk calculated to be logical 337500 kHz, actual 337500 kHz
>Nov 08 18:16:55 [drm:intel_atomic_check [i915]] New voltage level calculated to be logical 0, actual 0
>Nov 08 18:16:55 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 114
>Nov 08 18:16:55 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 1, on 1, ms 1
>Nov 08 18:16:55 [drm:intel_find_shared_dpll [i915]] [CRTC:45:pipe A] allocated DPLL 0
>Nov 08 18:16:55 [drm:intel_reference_shared_dpll [i915]] using DPLL 0 for pipe A
>Nov 08 18:16:55 [drm:drm_atomic_commit [drm]] committing 00000000f33fabc7
>Nov 08 18:16:55 [drm:intel_edp_backlight_off [i915]] 
>Nov 08 18:16:56 [drm:intel_panel_actually_set_backlight [i915]] set backlight PWM = 0
>Nov 08 18:16:56 [drm:lpt_disable_backlight [i915]] cpu backlight was enabled, disabling
>Nov 08 18:16:56 [drm:intel_disable_pipe [i915]] disabling pipe A
>Nov 08 18:16:56 [drm:edp_panel_off [i915]] Turn eDP port A panel power off
>Nov 08 18:16:56 [drm:edp_panel_off [i915]] Wait for panel power off time
>Nov 08 18:16:56 [drm:wait_panel_status [i915]] mask b0000000 value 00000000 status a0000002 control 00000000
>Nov 08 18:16:56 [drm:wait_panel_status [i915]] Wait complete
>Nov 08 18:16:56 [drm:intel_power_well_disable [i915]] disabling DDI A/E IO power well
>Nov 08 18:16:56 [drm:intel_disable_shared_dpll [i915]] disable DPLL 0 (active 1, on? 1) for crtc 45
>Nov 08 18:16:56 [drm:intel_disable_shared_dpll [i915]] disabling DPLL 0
>Nov 08 18:16:56 [drm:gen8_de_irq_handler [i915]] hotplug event received, stat 0x01000000, dig 0x12101010, pins 0x00000010, long 0x00000010
>Nov 08 18:16:56 [drm:intel_dump_cdclk_state [i915]] Changing CDCLK to 337500 kHz, VCO 8100000 kHz, ref 24000 kHz, bypass 24000 kHz, voltage level 0
>Nov 08 18:16:56 [drm:intel_hpd_irq_handler [i915]] digital hpd port A - long
>Nov 08 18:16:56 [drm:intel_atomic_commit_tail [i915]] [ENCODER:82:DDI A]
>Nov 08 18:16:56 [drm:intel_hpd_irq_handler [i915]] Received HPD interrupt on PIN 4 - cnt: 10
>Nov 08 18:16:56 [drm:intel_atomic_commit_tail [i915]] [ENCODER:90:DDI C]
>Nov 08 18:16:56 [drm:intel_atomic_commit_tail [i915]] [ENCODER:92:DP-MST A]
>Nov 08 18:16:56 [drm:intel_dp_hpd_pulse [i915]] ignoring long hpd on eDP port A
>Nov 08 18:16:56 [drm:intel_atomic_commit_tail [i915]] [ENCODER:93:DP-MST B]
>Nov 08 18:16:56 [drm:intel_atomic_commit_tail [i915]] [ENCODER:94:DP-MST C]
>Nov 08 18:16:56 [drm:intel_atomic_commit_tail [i915]] [ENCODER:103:DDI D]
>Nov 08 18:16:56 [drm:intel_atomic_commit_tail [i915]] [ENCODER:105:DP-MST A]
>Nov 08 18:16:56 [drm:intel_atomic_commit_tail [i915]] [ENCODER:106:DP-MST B]
>Nov 08 18:16:56 [drm:intel_atomic_commit_tail [i915]] [ENCODER:107:DP-MST C]
>Nov 08 18:16:56 [drm:verify_single_dpll_state.isra.106 [i915]] DPLL 0
>Nov 08 18:16:56 [drm:verify_single_dpll_state.isra.106 [i915]] DPLL 1
>Nov 08 18:16:56 [drm:verify_single_dpll_state.isra.106 [i915]] DPLL 2
>Nov 08 18:16:56 [drm:verify_single_dpll_state.isra.106 [i915]] DPLL 3
>Nov 08 18:16:56 [drm:intel_enable_shared_dpll [i915]] enable DPLL 0 (active 1, on? 0) for crtc 45
>Nov 08 18:16:56 [drm:intel_enable_shared_dpll [i915]] enabling DPLL 0
>Nov 08 18:16:56 [drm:edp_panel_on [i915]] Turn eDP port A panel power on
>Nov 08 18:16:56 [drm:wait_panel_power_cycle [i915]] Wait for panel power cycle
>Nov 08 18:16:56 usb 1-3: new high-speed USB device number 3 using xhci_hcd
>Nov 08 18:16:56 usb 1-3: New USB device found, idVendor=05ac, idProduct=8600, bcdDevice= 1.01
>Nov 08 18:16:56 usb 1-3: New USB device strings: Mfr=1, Product=2, SerialNumber=0
>Nov 08 18:16:56 usb 1-3: Product: iBridge
>Nov 08 18:16:56 usb 1-3: Manufacturer: Apple Inc.
>Nov 08 18:16:56 apple-ibridge-hid 0003:05AC:8600.0001: tb: device probe done.
>Nov 08 18:16:56 input: Apple Inc. iBridge as /devices/pci0000:00/0000:00:14.0/usb1/1-3/1-3:1.2/0003:05AC:8600.0001/input/input8
>Nov 08 18:16:56 apple-ibridge-hid 0003:05AC:8600.0001: input,hidraw0: USB HID v1.01 Keyboard [Apple Inc. iBridge] on usb-0000:00:14.0-3/input2
>Nov 08 18:16:56 apple-ibridge-hid 0003:05AC:8600.0001: ib: device probe done.
>Nov 08 18:16:56 apple-ib-tb: Connected to keyboard input device
>Nov 08 18:16:56 apple-ib-tb: Connected to touchpad input device
>Nov 08 18:16:56 apple-ibridge-hid 0003:05AC:8600.0002: tb: device probe done.
>Nov 08 18:16:56 apple-ibridge-hid 0003:05AC:8600.0002: hiddev96,hidraw1: USB HID v1.01 Device [Apple Inc. iBridge] on usb-0000:00:14.0-3/input3
>Nov 08 18:16:56 apple-ibridge-hid 0003:05AC:8600.0002: ib: device probe done.
>Nov 08 18:16:56 [drm:wait_panel_status [i915]] mask b800000f value 00000000 status 00000000 control 00000000
>Nov 08 18:16:56 [drm:wait_panel_status [i915]] Wait complete
>Nov 08 18:16:56 [drm:edp_panel_on [i915]] Wait for panel power on
>Nov 08 18:16:56 [drm:wait_panel_status [i915]] mask b000000f value 80000008 status 9000000a control 00000003
>Nov 08 18:16:56 [drm:gen8_de_irq_handler [i915]] hotplug event received, stat 0x01000000, dig 0x12101010, pins 0x00000010, long 0x00000010
>Nov 08 18:16:56 [drm:intel_hpd_irq_handler [i915]] digital hpd port A - long
>Nov 08 18:16:56 [drm:intel_hpd_irq_handler [i915]] Received HPD interrupt on PIN 4 - cnt: 20
>Nov 08 18:16:56 [drm:intel_dp_hpd_pulse [i915]] ignoring long hpd on eDP port A
>Nov 08 18:16:57 [drm:wait_panel_status [i915]] Wait complete
>Nov 08 18:16:57 [drm:intel_power_well_enable [i915]] enabling DDI A/E IO power well
>Nov 08 18:16:57 [drm:edp_panel_vdd_on [i915]] Turning eDP port A VDD on
>Nov 08 18:16:57 [drm:edp_panel_vdd_on [i915]] PP_STATUS: 0x80000008 PP_CONTROL: 0x0000000b
>Nov 08 18:16:57 [drm:intel_dp_start_link_train [i915]] Using LINK_BW_SET value 0a
>Nov 08 18:16:57 [drm:intel_dp_set_signal_levels [i915]] Using signal levels 00000000
>Nov 08 18:16:57 [drm:intel_dp_set_signal_levels [i915]] Using vswing level 0
>Nov 08 18:16:57 [drm:intel_dp_set_signal_levels [i915]] Using pre-emphasis level 0
>Nov 08 18:16:57 [drm:intel_dp_program_link_training_pattern [i915]] Using DP training pattern TPS1
>Nov 08 18:16:57 [drm:intel_dp_start_link_train [i915]] clock recovery OK
>Nov 08 18:16:57 [drm:intel_dp_program_link_training_pattern [i915]] Using DP training pattern TPS2
>Nov 08 18:16:57 [drm:intel_dp_start_link_train [i915]] Channel EQ done. DP Training successful
>Nov 08 18:16:57 [drm:intel_dp_start_link_train [i915]] [CONNECTOR:83:eDP-1] Link Training Passed at Link Rate = 270000, Lane count = 4
>Nov 08 18:16:57 [drm:intel_enable_pipe [i915]] enabling pipe A
>Nov 08 18:16:57 [drm:intel_edp_backlight_on [i915]] 
>Nov 08 18:16:57 [drm:intel_panel_enable_backlight [i915]] pipe A
>Nov 08 18:16:57 [drm:intel_panel_actually_set_backlight [i915]] set backlight PWM = 22
>Nov 08 18:16:57 [drm:intel_psr_enable_locked [i915]] Enabling PSR1
>Nov 08 18:16:57 [drm:intel_psr_activate [i915]] PSR using TP1 and TP2
>Nov 08 18:16:57 [drm:intel_psr_activate [i915]] EDP_PSR_CTL: 0x81f0022f
>Nov 08 18:16:57 [drm:intel_enable_ddi [i915]] Panel doesn't support DRRS
>Nov 08 18:16:57 [drm:verify_connector_state.isra.105 [i915]] [CONNECTOR:83:eDP-1]
>Nov 08 18:16:57 [drm:intel_atomic_commit_tail [i915]] [CRTC:45:pipe A]
>Nov 08 18:16:57 [drm:verify_single_dpll_state.isra.106 [i915]] DPLL 0
>Nov 08 18:16:57 [drm:intel_enable_sagv [i915]] Enabling the SAGV
>Nov 08 18:16:57 Console: switching to colour frame buffer device 420x131
>Nov 08 18:16:57 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000f33fabc7
>Nov 08 18:16:57 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000f33fabc7
>Nov 08 18:16:57 [drm:drm_atomic_state_init [drm]] Allocated atomic state 000000003e8f0d9e
>Nov 08 18:16:57 [drm:intel_psr_activate [i915]] PSR using TP1 and TP2
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 0000000067a33c93 state to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:intel_psr_activate [i915]] EDP_PSR_CTL: 0x81f0022f
>Nov 08 18:16:57 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000003b6b2dac state to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:35:plane 2A] 00000000b3e27df3 state to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:35:plane 2A] state 00000000b3e27df3
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:42:cursor A] 000000006f966f39 state to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:42:cursor A] state 000000006f966f39
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:46:plane 1B] 00000000ee527d15 state to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:53:plane 2B] 0000000062cbcf05 state to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:53:plane 2B] state 0000000062cbcf05
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:60:cursor B] 000000000a037936 state to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:60:cursor B] state 000000000a037936
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:64:plane 1C] 00000000875d3007 state to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:71:plane 2C] 0000000007207c28 state to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:71:plane 2C] state 0000000007207c28
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:78:cursor C] 00000000816bdf39 state to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:78:cursor C] state 00000000816bdf39
>Nov 08 18:16:57 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [MODE:2880x1800] for [CRTC:45:pipe A] state 000000003b6b2dac
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:114] for [PLANE:28:plane 1A] state 0000000067a33c93
>Nov 08 18:16:57 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:45:pipe A] to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_get_connector_state [drm]] Added [CONNECTOR:83:eDP-1] 0000000077db53a6 state to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 0000000077db53a6 to [NOCRTC]
>Nov 08 18:16:57 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 0000000077db53a6 to [CRTC:45:pipe A]
>Nov 08 18:16:57 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000816bdf39 state to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000003b6b2dac state to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:35:plane 2A] 0000000007207c28 state to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:35:plane 2A] state 0000000007207c28
>Nov 08 18:16:57 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 0000000007207c28 state to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000003b6b2dac state to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:35:plane 2A] 00000000816bdf39 state to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:35:plane 2A] state 00000000816bdf39
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:42:cursor A] 00000000875d3007 state to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:42:cursor A] state 00000000875d3007
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:46:plane 1B] 000000000a037936 state to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:53:plane 2B] 0000000062cbcf05 state to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:53:plane 2B] state 0000000062cbcf05
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:60:cursor B] 00000000ee527d15 state to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:60:cursor B] state 00000000ee527d15
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:64:plane 1C] 000000006f966f39 state to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:71:plane 2C] 00000000b3e27df3 state to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:71:plane 2C] state 00000000b3e27df3
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:78:cursor C] 0000000067a33c93 state to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:78:cursor C] state 0000000067a33c93
>Nov 08 18:16:57 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [MODE:2880x1800] for [CRTC:45:pipe A] state 000000003b6b2dac
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:114] for [PLANE:28:plane 1A] state 0000000007207c28
>Nov 08 18:16:57 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:45:pipe A] to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_get_connector_state [drm]] Added [CONNECTOR:83:eDP-1] 0000000077db53a6 state to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 0000000077db53a6 to [NOCRTC]
>Nov 08 18:16:57 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 0000000077db53a6 to [CRTC:45:pipe A]
>Nov 08 18:16:57 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 0000000067a33c93 state to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000003b6b2dac state to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:35:plane 2A] 00000000b3e27df3 state to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:35:plane 2A] state 00000000b3e27df3
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:42:cursor A] 000000006f966f39 state to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:42:cursor A] state 000000006f966f39
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:46:plane 1B] 00000000ee527d15 state to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:53:plane 2B] 0000000062cbcf05 state to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:53:plane 2B] state 0000000062cbcf05
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:60:cursor B] 000000000a037936 state to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:60:cursor B] state 000000000a037936
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:64:plane 1C] 00000000875d3007 state to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:71:plane 2C] 00000000816bdf39 state to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:71:plane 2C] state 00000000816bdf39
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:78:cursor C] 0000000007207c28 state to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:78:cursor C] state 0000000007207c28
>Nov 08 18:16:57 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [MODE:2880x1800] for [CRTC:45:pipe A] state 000000003b6b2dac
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:114] for [PLANE:28:plane 1A] state 0000000067a33c93
>Nov 08 18:16:57 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:45:pipe A] to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_get_connector_state [drm]] Added [CONNECTOR:83:eDP-1] 0000000077db53a6 state to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 0000000077db53a6 to [NOCRTC]
>Nov 08 18:16:57 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 0000000077db53a6 to [CRTC:45:pipe A]
>Nov 08 18:16:57 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:63:pipe B] 000000000ae9ce79 state to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [NOMODE] for [CRTC:63:pipe B] state 000000000ae9ce79
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:46:plane 1B] state 00000000ee527d15
>Nov 08 18:16:57 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:63:pipe B] to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:81:pipe C] 00000000cbb1edb4 state to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [NOMODE] for [CRTC:81:pipe C] state 00000000cbb1edb4
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:64:plane 1C] state 00000000875d3007
>Nov 08 18:16:57 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:81:pipe C] to 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_check_only [drm]] checking 000000003e8f0d9e
>Nov 08 18:16:57 [drm:drm_atomic_helper_check_modeset [drm_kms_helper]] Updating routing for [CONNECTOR:83:eDP-1]
>Nov 08 18:16:57 [drm:drm_atomic_helper_check_modeset [drm_kms_helper]] [CONNECTOR:83:eDP-1] keeps [ENCODER:82:DDI A], now on [CRTC:45:pipe A]
>Nov 08 18:16:57 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 114
>Nov 08 18:16:57 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:16:57 [drm:drm_atomic_commit [drm]] committing 000000003e8f0d9e
>Nov 08 18:16:57 [drm:intel_psr_activate [i915]] PSR using TP1 and TP2
>Nov 08 18:16:57 [drm:intel_psr_activate [i915]] EDP_PSR_CTL: 0x81f0022f
>Nov 08 18:16:57 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 000000003e8f0d9e
>Nov 08 18:16:57 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 000000003e8f0d9e
>Nov 08 18:16:57 i915 0000:00:02.0: fb0: inteldrmfb frame buffer device
>Nov 08 18:16:57 [drm:drm_atomic_state_init [drm]] Allocated atomic state 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000f239beb1 state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000002823ec9b state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:35:plane 2A] 00000000af810c6b state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:35:plane 2A] state 00000000af810c6b
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:42:cursor A] 000000003d8c1cc8 state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:42:cursor A] state 000000003d8c1cc8
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:46:plane 1B] 00000000d60790d1 state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:53:plane 2B] 0000000035743734 state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:53:plane 2B] state 0000000035743734
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:60:cursor B] 00000000c0fe85bf state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:60:cursor B] state 00000000c0fe85bf
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:64:plane 1C] 000000004c83b2b7 state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:71:plane 2C] 00000000eec7be02 state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:71:plane 2C] state 00000000eec7be02
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:78:cursor C] 00000000da7520cb state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:78:cursor C] state 00000000da7520cb
>Nov 08 18:16:57 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [MODE:2880x1800] for [CRTC:45:pipe A] state 000000002823ec9b
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:114] for [PLANE:28:plane 1A] state 00000000f239beb1
>Nov 08 18:16:57 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:45:pipe A] to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_get_connector_state [drm]] Added [CONNECTOR:83:eDP-1] 00000000d48d60ea state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 00000000d48d60ea to [NOCRTC]
>Nov 08 18:16:57 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 00000000d48d60ea to [CRTC:45:pipe A]
>Nov 08 18:16:57 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:63:pipe B] 00000000861e1de4 state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [NOMODE] for [CRTC:63:pipe B] state 00000000861e1de4
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:46:plane 1B] state 00000000d60790d1
>Nov 08 18:16:57 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:63:pipe B] to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000da7520cb state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000861e1de4 state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:35:plane 2A] 00000000eec7be02 state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:35:plane 2A] state 00000000eec7be02
>Nov 08 18:16:57 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000eec7be02 state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000861e1de4 state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:35:plane 2A] 00000000da7520cb state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:35:plane 2A] state 00000000da7520cb
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:42:cursor A] 000000004c83b2b7 state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:42:cursor A] state 000000004c83b2b7
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:46:plane 1B] 00000000c0fe85bf state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:53:plane 2B] 0000000035743734 state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:53:plane 2B] state 0000000035743734
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:60:cursor B] 00000000d60790d1 state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:60:cursor B] state 00000000d60790d1
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:64:plane 1C] 000000003d8c1cc8 state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:71:plane 2C] 00000000af810c6b state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:71:plane 2C] state 00000000af810c6b
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:78:cursor C] 00000000f239beb1 state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:78:cursor C] state 00000000f239beb1
>Nov 08 18:16:57 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [MODE:2880x1800] for [CRTC:45:pipe A] state 00000000861e1de4
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:114] for [PLANE:28:plane 1A] state 00000000eec7be02
>Nov 08 18:16:57 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:45:pipe A] to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_get_connector_state [drm]] Added [CONNECTOR:83:eDP-1] 00000000d48d60ea state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 00000000d48d60ea to [NOCRTC]
>Nov 08 18:16:57 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 00000000d48d60ea to [CRTC:45:pipe A]
>Nov 08 18:16:57 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000f239beb1 state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000861e1de4 state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:35:plane 2A] 00000000af810c6b state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:35:plane 2A] state 00000000af810c6b
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:42:cursor A] 000000003d8c1cc8 state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:42:cursor A] state 000000003d8c1cc8
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:46:plane 1B] 00000000d60790d1 state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:53:plane 2B] 0000000035743734 state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:53:plane 2B] state 0000000035743734
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:60:cursor B] 00000000c0fe85bf state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:60:cursor B] state 00000000c0fe85bf
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:64:plane 1C] 000000004c83b2b7 state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:71:plane 2C] 00000000da7520cb state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:71:plane 2C] state 00000000da7520cb
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:78:cursor C] 00000000eec7be02 state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:78:cursor C] state 00000000eec7be02
>Nov 08 18:16:57 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [MODE:2880x1800] for [CRTC:45:pipe A] state 00000000861e1de4
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:114] for [PLANE:28:plane 1A] state 00000000f239beb1
>Nov 08 18:16:57 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:45:pipe A] to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_get_connector_state [drm]] Added [CONNECTOR:83:eDP-1] 00000000d48d60ea state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 00000000d48d60ea to [NOCRTC]
>Nov 08 18:16:57 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 00000000d48d60ea to [CRTC:45:pipe A]
>Nov 08 18:16:57 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:63:pipe B] 000000002823ec9b state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [NOMODE] for [CRTC:63:pipe B] state 000000002823ec9b
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:46:plane 1B] state 00000000d60790d1
>Nov 08 18:16:57 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:63:pipe B] to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:81:pipe C] 0000000039c44fec state to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [NOMODE] for [CRTC:81:pipe C] state 0000000039c44fec
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:64:plane 1C] state 000000004c83b2b7
>Nov 08 18:16:57 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:81:pipe C] to 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_check_only [drm]] checking 000000004117f927
>Nov 08 18:16:57 [drm:drm_atomic_helper_check_modeset [drm_kms_helper]] Updating routing for [CONNECTOR:83:eDP-1]
>Nov 08 18:16:57 [drm:drm_atomic_helper_check_modeset [drm_kms_helper]] [CONNECTOR:83:eDP-1] keeps [ENCODER:82:DDI A], now on [CRTC:45:pipe A]
>Nov 08 18:16:57 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 114
>Nov 08 18:16:57 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:16:57 [drm:drm_atomic_commit [drm]] committing 000000004117f927
>Nov 08 18:16:57 [drm:drm_fb_helper_hotplug_event.part.30 [drm_kms_helper]] 
>Nov 08 18:16:57 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 000000004117f927
>Nov 08 18:16:57 [drm:drm_setup_crtcs [drm_kms_helper]] 
>Nov 08 18:16:57 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 000000004117f927
>Nov 08 18:16:57 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:83:eDP-1]
>Nov 08 18:16:57 [drm:intel_dp_detect [i915]] [CONNECTOR:83:eDP-1]
>Nov 08 18:16:57 [drm:intel_dp_print_rates [i915]] source rates: 162000, 216000, 270000, 324000, 432000, 540000
>Nov 08 18:16:57 [drm:intel_dp_print_rates [i915]] sink rates: 162000, 270000
>Nov 08 18:16:57 [drm:intel_dp_print_rates [i915]] common rates: 162000, 270000
>Nov 08 18:16:57 [drm:drm_dp_read_desc [drm_kms_helper]] DP sink: OUI 00-10-fa dev-ID eD\025eaa HW-rev 1.0 SW-rev 2.15 quirks 0x0000
>Nov 08 18:16:57 [drm:intel_dp_detect [i915]] MST support? port A: no, sink: no, modparam: yes
>Nov 08 18:16:57 [drm:drm_add_display_info [drm]] non_desktop set to 0
>Nov 08 18:16:57 [drm:drm_add_edid_modes [drm]] ELD: no CEA Extension found
>Nov 08 18:16:57 [drm:drm_add_display_info [drm]] non_desktop set to 0
>Nov 08 18:16:57 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:83:eDP-1] probed modes :
>Nov 08 18:16:57 [drm:drm_mode_debug_printmodeline [drm]] Modeline 84:"2880x1800" 60 328920 2880 2888 2920 2960 1800 1838 1846 1852 0x48 0x9
>Nov 08 18:16:57 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:91:DP-1]
>Nov 08 18:16:57 [drm:intel_dp_detect [i915]] [CONNECTOR:91:DP-1]
>Nov 08 18:16:57 [drm:intel_power_well_enable [i915]] enabling power well 2
>Nov 08 18:16:57 [drm:intel_power_well_disable [i915]] disabling power well 2
>Nov 08 18:16:57 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:91:DP-1] disconnected
>Nov 08 18:16:57 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:98:HDMI-A-1]
>Nov 08 18:16:57 [drm:intel_hdmi_detect [i915]] [CONNECTOR:98:HDMI-A-1]
>Nov 08 18:16:57 random: fast init done
>Nov 08 18:16:57 [drm:do_gmbus_xfer [i915]] GMBUS [i915 gmbus dpc] timed out, falling back to bit banging on pin 4
>Nov 08 18:16:57 [drm:drm_do_probe_ddc_edid [drm]] drm: skipping non-existent adapter i915 gmbus dpc
>Nov 08 18:16:57 [drm:intel_hdmi_set_edid [i915]] HDMI GMBUS EDID read failed, retry using GPIO bit-banging
>Nov 08 18:16:57 [drm:intel_gmbus_force_bit [i915]] enabling bit-banging on i915 gmbus dpc. force bit now 1
>Nov 08 18:16:57 [drm:drm_do_probe_ddc_edid [drm]] drm: skipping non-existent adapter i915 gmbus dpc
>Nov 08 18:16:57 [drm:intel_gmbus_force_bit [i915]] disabling bit-banging on i915 gmbus dpc. force bit now 0
>Nov 08 18:16:57 [drm:do_gmbus_xfer [i915]] GMBUS [i915 gmbus dpc] timed out, falling back to bit banging on pin 4
>Nov 08 18:16:57 [drm:drm_dp_dual_mode_detect [drm_kms_helper]] DP dual mode HDMI ID:  (err -6)
>Nov 08 18:16:57 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:98:HDMI-A-1] disconnected
>Nov 08 18:16:57 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:104:DP-2]
>Nov 08 18:16:57 [drm:intel_dp_detect [i915]] [CONNECTOR:104:DP-2]
>Nov 08 18:16:57 [drm:intel_power_well_enable [i915]] enabling power well 2
>Nov 08 18:16:57 [drm:intel_power_well_disable [i915]] disabling power well 2
>Nov 08 18:16:57 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:104:DP-2] disconnected
>Nov 08 18:16:57 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:110:HDMI-A-2]
>Nov 08 18:16:57 [drm:intel_hdmi_detect [i915]] [CONNECTOR:110:HDMI-A-2]
>Nov 08 18:16:57 [drm:do_gmbus_xfer [i915]] GMBUS [i915 gmbus dpd] timed out, falling back to bit banging on pin 6
>Nov 08 18:16:57 [drm:drm_do_probe_ddc_edid [drm]] drm: skipping non-existent adapter i915 gmbus dpd
>Nov 08 18:16:57 [drm:intel_hdmi_set_edid [i915]] HDMI GMBUS EDID read failed, retry using GPIO bit-banging
>Nov 08 18:16:57 [drm:intel_gmbus_force_bit [i915]] enabling bit-banging on i915 gmbus dpd. force bit now 1
>Nov 08 18:16:57 [drm:drm_do_probe_ddc_edid [drm]] drm: skipping non-existent adapter i915 gmbus dpd
>Nov 08 18:16:57 [drm:intel_gmbus_force_bit [i915]] disabling bit-banging on i915 gmbus dpd. force bit now 0
>Nov 08 18:16:57 [drm:do_gmbus_xfer [i915]] GMBUS [i915 gmbus dpd] timed out, falling back to bit banging on pin 6
>Nov 08 18:16:57 [drm:drm_dp_dual_mode_detect [drm_kms_helper]] DP dual mode HDMI ID:  (err -6)
>Nov 08 18:16:57 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:110:HDMI-A-2] disconnected
>Nov 08 18:16:57 [drm:drm_setup_crtcs [drm_kms_helper]] connector 83 enabled? yes
>Nov 08 18:16:57 [drm:drm_setup_crtcs [drm_kms_helper]] connector 91 enabled? no
>Nov 08 18:16:57 [drm:drm_setup_crtcs [drm_kms_helper]] connector 98 enabled? no
>Nov 08 18:16:57 [drm:drm_setup_crtcs [drm_kms_helper]] connector 104 enabled? no
>Nov 08 18:16:57 [drm:drm_setup_crtcs [drm_kms_helper]] connector 110 enabled? no
>Nov 08 18:16:57 [drm:intel_fb_initial_config [i915]] Not using firmware configuration
>Nov 08 18:16:57 [drm:drm_setup_crtcs [drm_kms_helper]] looking for cmdline mode on connector 83
>Nov 08 18:16:57 [drm:drm_setup_crtcs [drm_kms_helper]] looking for preferred mode on connector 83 0
>Nov 08 18:16:57 [drm:drm_setup_crtcs [drm_kms_helper]] found mode 2880x1800
>Nov 08 18:16:57 [drm:drm_setup_crtcs [drm_kms_helper]] picking CRTCs for 3360x2100 config
>Nov 08 18:16:57 [drm:drm_setup_crtcs [drm_kms_helper]] desired mode 2880x1800 set on crtc 45 (0,0)
>Nov 08 18:16:57 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 000000003f57b991 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000041bcbf11 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:35:plane 2A] 000000009e2cef40 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:35:plane 2A] state 000000009e2cef40
>Nov 08 18:16:57 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 000000009e2cef40 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000041bcbf11 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:35:plane 2A] 000000003f57b991 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:35:plane 2A] state 000000003f57b991
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:42:cursor A] 00000000124066df state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:42:cursor A] state 00000000124066df
>Nov 08 18:16:57 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000124066df state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000041bcbf11 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:35:plane 2A] 000000003f57b991 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:35:plane 2A] state 000000003f57b991
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:42:cursor A] 000000009e2cef40 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:42:cursor A] state 000000009e2cef40
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:46:plane 1B] 000000007e9b4170 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:53:plane 2B] 000000005e46447f state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:53:plane 2B] state 000000005e46447f
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:60:cursor B] 00000000984b8946 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:60:cursor B] state 00000000984b8946
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:64:plane 1C] 00000000cb13162e state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:71:plane 2C] 00000000a559b919 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:71:plane 2C] state 00000000a559b919
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:78:cursor C] 000000003fdf8c37 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:78:cursor C] state 000000003fdf8c37
>Nov 08 18:16:57 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [MODE:2880x1800] for [CRTC:45:pipe A] state 0000000041bcbf11
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:114] for [PLANE:28:plane 1A] state 00000000124066df
>Nov 08 18:16:57 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:45:pipe A] to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_connector_state [drm]] Added [CONNECTOR:83:eDP-1] 0000000070a30af8 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 0000000070a30af8 to [NOCRTC]
>Nov 08 18:16:57 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 0000000070a30af8 to [CRTC:45:pipe A]
>Nov 08 18:16:57 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 000000003fdf8c37 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000041bcbf11 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:35:plane 2A] 00000000a559b919 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:35:plane 2A] state 00000000a559b919
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:42:cursor A] 00000000cb13162e state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:42:cursor A] state 00000000cb13162e
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:46:plane 1B] 00000000984b8946 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:53:plane 2B] 000000005e46447f state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:53:plane 2B] state 000000005e46447f
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:60:cursor B] 000000007e9b4170 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:60:cursor B] state 000000007e9b4170
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:64:plane 1C] 000000009e2cef40 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:71:plane 2C] 000000003f57b991 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:71:plane 2C] state 000000003f57b991
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:78:cursor C] 00000000124066df state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:78:cursor C] state 00000000124066df
>Nov 08 18:16:57 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [MODE:2880x1800] for [CRTC:45:pipe A] state 0000000041bcbf11
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:114] for [PLANE:28:plane 1A] state 000000003fdf8c37
>Nov 08 18:16:57 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:45:pipe A] to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_connector_state [drm]] Added [CONNECTOR:83:eDP-1] 0000000070a30af8 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 0000000070a30af8 to [NOCRTC]
>Nov 08 18:16:57 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 0000000070a30af8 to [CRTC:45:pipe A]
>Nov 08 18:16:57 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:63:pipe B] 00000000efed1410 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [NOMODE] for [CRTC:63:pipe B] state 00000000efed1410
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:46:plane 1B] state 00000000984b8946
>Nov 08 18:16:57 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:63:pipe B] to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:81:pipe C] 00000000d368a2f0 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [NOMODE] for [CRTC:81:pipe C] state 00000000d368a2f0
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:64:plane 1C] state 000000009e2cef40
>Nov 08 18:16:57 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:81:pipe C] to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_check_only [drm]] checking 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_helper_check_modeset [drm_kms_helper]] Updating routing for [CONNECTOR:83:eDP-1]
>Nov 08 18:16:57 [drm:drm_atomic_helper_check_modeset [drm_kms_helper]] [CONNECTOR:83:eDP-1] keeps [ENCODER:82:DDI A], now on [CRTC:45:pipe A]
>Nov 08 18:16:57 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 114
>Nov 08 18:16:57 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:16:57 [drm:drm_atomic_commit [drm]] committing 00000000d78c0b78
>Nov 08 18:16:57 [drm:intel_psr_activate [i915]] PSR using TP1 and TP2
>Nov 08 18:16:57 [drm:intel_psr_activate [i915]] EDP_PSR_CTL: 0x81f0022f
>Nov 08 18:16:57 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000d78c0b78
>Nov 08 18:16:57 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_fb_helper_hotplug_event.part.30 [drm_kms_helper]] 
>Nov 08 18:16:57 [drm:drm_setup_crtcs [drm_kms_helper]] 
>Nov 08 18:16:57 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:83:eDP-1]
>Nov 08 18:16:57 [drm:intel_dp_detect [i915]] [CONNECTOR:83:eDP-1]
>Nov 08 18:16:57 [drm:intel_dp_print_rates [i915]] source rates: 162000, 216000, 270000, 324000, 432000, 540000
>Nov 08 18:16:57 [drm:intel_dp_print_rates [i915]] sink rates: 162000, 270000
>Nov 08 18:16:57 [drm:intel_dp_print_rates [i915]] common rates: 162000, 270000
>Nov 08 18:16:57 [drm:drm_dp_read_desc [drm_kms_helper]] DP sink: OUI 00-10-fa dev-ID eD\025eaa HW-rev 1.0 SW-rev 2.15 quirks 0x0000
>Nov 08 18:16:57 [drm:intel_dp_detect [i915]] MST support? port A: no, sink: no, modparam: yes
>Nov 08 18:16:57 [drm:drm_add_display_info [drm]] non_desktop set to 0
>Nov 08 18:16:57 [drm:drm_add_edid_modes [drm]] ELD: no CEA Extension found
>Nov 08 18:16:57 [drm:drm_add_display_info [drm]] non_desktop set to 0
>Nov 08 18:16:57 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:83:eDP-1] probed modes :
>Nov 08 18:16:57 [drm:drm_mode_debug_printmodeline [drm]] Modeline 84:"2880x1800" 60 328920 2880 2888 2920 2960 1800 1838 1846 1852 0x48 0x9
>Nov 08 18:16:57 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:91:DP-1]
>Nov 08 18:16:57 [drm:intel_dp_detect [i915]] [CONNECTOR:91:DP-1]
>Nov 08 18:16:57 [drm:intel_power_well_enable [i915]] enabling power well 2
>Nov 08 18:16:57 [drm:intel_power_well_disable [i915]] disabling power well 2
>Nov 08 18:16:57 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:91:DP-1] disconnected
>Nov 08 18:16:57 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:98:HDMI-A-1]
>Nov 08 18:16:57 [drm:intel_hdmi_detect [i915]] [CONNECTOR:98:HDMI-A-1]
>Nov 08 18:16:57 [drm:do_gmbus_xfer [i915]] GMBUS [i915 gmbus dpc] timed out, falling back to bit banging on pin 4
>Nov 08 18:16:57 [drm:drm_do_probe_ddc_edid [drm]] drm: skipping non-existent adapter i915 gmbus dpc
>Nov 08 18:16:57 [drm:intel_hdmi_set_edid [i915]] HDMI GMBUS EDID read failed, retry using GPIO bit-banging
>Nov 08 18:16:57 [drm:intel_gmbus_force_bit [i915]] enabling bit-banging on i915 gmbus dpc. force bit now 1
>Nov 08 18:16:57 [drm:drm_do_probe_ddc_edid [drm]] drm: skipping non-existent adapter i915 gmbus dpc
>Nov 08 18:16:57 [drm:intel_gmbus_force_bit [i915]] disabling bit-banging on i915 gmbus dpc. force bit now 0
>Nov 08 18:16:57 [drm:do_gmbus_xfer [i915]] GMBUS [i915 gmbus dpc] timed out, falling back to bit banging on pin 4
>Nov 08 18:16:57 [drm:drm_dp_dual_mode_detect [drm_kms_helper]] DP dual mode HDMI ID:  (err -6)
>Nov 08 18:16:57 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:98:HDMI-A-1] disconnected
>Nov 08 18:16:57 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:104:DP-2]
>Nov 08 18:16:57 [drm:intel_dp_detect [i915]] [CONNECTOR:104:DP-2]
>Nov 08 18:16:57 [drm:intel_power_well_enable [i915]] enabling power well 2
>Nov 08 18:16:57 [drm:intel_power_well_disable [i915]] disabling power well 2
>Nov 08 18:16:57 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:104:DP-2] disconnected
>Nov 08 18:16:57 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:110:HDMI-A-2]
>Nov 08 18:16:57 [drm:intel_hdmi_detect [i915]] [CONNECTOR:110:HDMI-A-2]
>Nov 08 18:16:57 [drm:do_gmbus_xfer [i915]] GMBUS [i915 gmbus dpd] timed out, falling back to bit banging on pin 6
>Nov 08 18:16:57 [drm:drm_do_probe_ddc_edid [drm]] drm: skipping non-existent adapter i915 gmbus dpd
>Nov 08 18:16:57 [drm:intel_hdmi_set_edid [i915]] HDMI GMBUS EDID read failed, retry using GPIO bit-banging
>Nov 08 18:16:57 [drm:intel_gmbus_force_bit [i915]] enabling bit-banging on i915 gmbus dpd. force bit now 1
>Nov 08 18:16:57 [drm:drm_do_probe_ddc_edid [drm]] drm: skipping non-existent adapter i915 gmbus dpd
>Nov 08 18:16:57 [drm:intel_gmbus_force_bit [i915]] disabling bit-banging on i915 gmbus dpd. force bit now 0
>Nov 08 18:16:57 [drm:do_gmbus_xfer [i915]] GMBUS [i915 gmbus dpd] timed out, falling back to bit banging on pin 6
>Nov 08 18:16:57 [drm:drm_dp_dual_mode_detect [drm_kms_helper]] DP dual mode HDMI ID:  (err -6)
>Nov 08 18:16:57 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:110:HDMI-A-2] disconnected
>Nov 08 18:16:57 [drm:drm_setup_crtcs [drm_kms_helper]] connector 83 enabled? yes
>Nov 08 18:16:57 [drm:drm_setup_crtcs [drm_kms_helper]] connector 91 enabled? no
>Nov 08 18:16:57 [drm:drm_setup_crtcs [drm_kms_helper]] connector 98 enabled? no
>Nov 08 18:16:57 [drm:drm_setup_crtcs [drm_kms_helper]] connector 104 enabled? no
>Nov 08 18:16:57 [drm:drm_setup_crtcs [drm_kms_helper]] connector 110 enabled? no
>Nov 08 18:16:57 [drm:intel_fb_initial_config [i915]] Not using firmware configuration
>Nov 08 18:16:57 [drm:drm_setup_crtcs [drm_kms_helper]] looking for cmdline mode on connector 83
>Nov 08 18:16:57 [drm:drm_setup_crtcs [drm_kms_helper]] looking for preferred mode on connector 83 0
>Nov 08 18:16:57 [drm:drm_setup_crtcs [drm_kms_helper]] found mode 2880x1800
>Nov 08 18:16:57 [drm:drm_setup_crtcs [drm_kms_helper]] picking CRTCs for 3360x2100 config
>Nov 08 18:16:57 [drm:drm_setup_crtcs [drm_kms_helper]] desired mode 2880x1800 set on crtc 45 (0,0)
>Nov 08 18:16:57 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:83:eDP-1]
>Nov 08 18:16:57 [drm:intel_dp_detect [i915]] [CONNECTOR:83:eDP-1]
>Nov 08 18:16:57 [drm:intel_dp_print_rates [i915]] source rates: 162000, 216000, 270000, 324000, 432000, 540000
>Nov 08 18:16:57 [drm:intel_dp_print_rates [i915]] sink rates: 162000, 270000
>Nov 08 18:16:57 [drm:intel_dp_print_rates [i915]] common rates: 162000, 270000
>Nov 08 18:16:57 [drm:drm_dp_read_desc [drm_kms_helper]] DP sink: OUI 00-10-fa dev-ID eD\025eaa HW-rev 1.0 SW-rev 2.15 quirks 0x0000
>Nov 08 18:16:57 [drm:intel_dp_detect [i915]] MST support? port A: no, sink: no, modparam: yes
>Nov 08 18:16:57 [drm:drm_add_display_info [drm]] non_desktop set to 0
>Nov 08 18:16:57 [drm:drm_add_edid_modes [drm]] ELD: no CEA Extension found
>Nov 08 18:16:57 [drm:drm_add_display_info [drm]] non_desktop set to 0
>Nov 08 18:16:57 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:83:eDP-1] probed modes :
>Nov 08 18:16:57 [drm:drm_mode_debug_printmodeline [drm]] Modeline 84:"2880x1800" 60 328920 2880 2888 2920 2960 1800 1838 1846 1852 0x48 0x9
>Nov 08 18:16:57 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000630bd681 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000958cce95 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:35:plane 2A] 000000007248a631 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:35:plane 2A] state 000000007248a631
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:42:cursor A] 0000000071e2b87b state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:42:cursor A] state 0000000071e2b87b
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:46:plane 1B] 00000000a077dd3f state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:53:plane 2B] 00000000e7a67d74 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:53:plane 2B] state 00000000e7a67d74
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:60:cursor B] 00000000891c3fad state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:60:cursor B] state 00000000891c3fad
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:64:plane 1C] 000000000c23cc2c state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:71:plane 2C] 00000000726ef77e state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:71:plane 2C] state 00000000726ef77e
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:78:cursor C] 00000000d9b23137 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:78:cursor C] state 00000000d9b23137
>Nov 08 18:16:57 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [MODE:2880x1800] for [CRTC:45:pipe A] state 00000000958cce95
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:114] for [PLANE:28:plane 1A] state 00000000630bd681
>Nov 08 18:16:57 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:45:pipe A] to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_connector_state [drm]] Added [CONNECTOR:83:eDP-1] 0000000035ff40d0 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 0000000035ff40d0 to [NOCRTC]
>Nov 08 18:16:57 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 0000000035ff40d0 to [CRTC:45:pipe A]
>Nov 08 18:16:57 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000d9b23137 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000958cce95 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:35:plane 2A] 00000000726ef77e state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:35:plane 2A] state 00000000726ef77e
>Nov 08 18:16:57 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000726ef77e state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000958cce95 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:35:plane 2A] 00000000d9b23137 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:35:plane 2A] state 00000000d9b23137
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:42:cursor A] 000000000c23cc2c state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:42:cursor A] state 000000000c23cc2c
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:46:plane 1B] 00000000891c3fad state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:53:plane 2B] 00000000e7a67d74 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:53:plane 2B] state 00000000e7a67d74
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:60:cursor B] 00000000a077dd3f state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:60:cursor B] state 00000000a077dd3f
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:64:plane 1C] 0000000071e2b87b state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:71:plane 2C] 000000007248a631 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:71:plane 2C] state 000000007248a631
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:78:cursor C] 00000000630bd681 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:78:cursor C] state 00000000630bd681
>Nov 08 18:16:57 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [MODE:2880x1800] for [CRTC:45:pipe A] state 00000000958cce95
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:114] for [PLANE:28:plane 1A] state 00000000726ef77e
>Nov 08 18:16:57 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:45:pipe A] to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_connector_state [drm]] Added [CONNECTOR:83:eDP-1] 0000000035ff40d0 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 0000000035ff40d0 to [NOCRTC]
>Nov 08 18:16:57 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 0000000035ff40d0 to [CRTC:45:pipe A]
>Nov 08 18:16:57 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000630bd681 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000958cce95 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:35:plane 2A] 000000007248a631 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:35:plane 2A] state 000000007248a631
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:42:cursor A] 0000000071e2b87b state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:42:cursor A] state 0000000071e2b87b
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:46:plane 1B] 00000000a077dd3f state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:53:plane 2B] 00000000e7a67d74 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:53:plane 2B] state 00000000e7a67d74
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:60:cursor B] 00000000891c3fad state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:60:cursor B] state 00000000891c3fad
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:64:plane 1C] 000000000c23cc2c state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:71:plane 2C] 00000000d9b23137 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:71:plane 2C] state 00000000d9b23137
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:78:cursor C] 00000000726ef77e state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:78:cursor C] state 00000000726ef77e
>Nov 08 18:16:57 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [MODE:2880x1800] for [CRTC:45:pipe A] state 00000000958cce95
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:114] for [PLANE:28:plane 1A] state 00000000630bd681
>Nov 08 18:16:57 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:45:pipe A] to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_connector_state [drm]] Added [CONNECTOR:83:eDP-1] 0000000035ff40d0 state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 0000000035ff40d0 to [NOCRTC]
>Nov 08 18:16:57 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 0000000035ff40d0 to [CRTC:45:pipe A]
>Nov 08 18:16:57 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:63:pipe B] 00000000d64f5a8e state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [NOMODE] for [CRTC:63:pipe B] state 00000000d64f5a8e
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:46:plane 1B] state 00000000a077dd3f
>Nov 08 18:16:57 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:63:pipe B] to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:81:pipe C] 000000004e86f0cf state to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [NOMODE] for [CRTC:81:pipe C] state 000000004e86f0cf
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:64:plane 1C] state 000000000c23cc2c
>Nov 08 18:16:57 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:81:pipe C] to 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_check_only [drm]] checking 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_helper_check_modeset [drm_kms_helper]] Updating routing for [CONNECTOR:83:eDP-1]
>Nov 08 18:16:57 [drm:drm_atomic_helper_check_modeset [drm_kms_helper]] [CONNECTOR:83:eDP-1] keeps [ENCODER:82:DDI A], now on [CRTC:45:pipe A]
>Nov 08 18:16:57 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 114
>Nov 08 18:16:57 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:16:57 [drm:drm_atomic_commit [drm]] committing 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000d78c0b78
>Nov 08 18:16:57 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000d78c0b78
>Nov 08 18:16:57 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000fc81f9af state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000005ed541e3 state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:35:plane 2A] 00000000940f7e60 state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:35:plane 2A] state 00000000940f7e60
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:42:cursor A] 000000009cfd4a81 state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:42:cursor A] state 000000009cfd4a81
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:46:plane 1B] 00000000eec7be02 state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:53:plane 2B] 00000000f13041b5 state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:53:plane 2B] state 00000000f13041b5
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:60:cursor B] 00000000da7520cb state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:60:cursor B] state 00000000da7520cb
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:64:plane 1C] 000000004c83b2b7 state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:71:plane 2C] 00000000c0fe85bf state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:71:plane 2C] state 00000000c0fe85bf
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:78:cursor C] 0000000035743734 state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:78:cursor C] state 0000000035743734
>Nov 08 18:16:57 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [MODE:2880x1800] for [CRTC:45:pipe A] state 000000005ed541e3
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:114] for [PLANE:28:plane 1A] state 00000000fc81f9af
>Nov 08 18:16:57 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:45:pipe A] to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_get_connector_state [drm]] Added [CONNECTOR:83:eDP-1] 00000000a8683743 state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 00000000a8683743 to [NOCRTC]
>Nov 08 18:16:57 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 00000000a8683743 to [CRTC:45:pipe A]
>Nov 08 18:16:57 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:63:pipe B] 00000000bc8fcbe3 state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [NOMODE] for [CRTC:63:pipe B] state 00000000bc8fcbe3
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:46:plane 1B] state 00000000eec7be02
>Nov 08 18:16:57 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:63:pipe B] to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 0000000035743734 state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000bc8fcbe3 state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:35:plane 2A] 00000000c0fe85bf state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:35:plane 2A] state 00000000c0fe85bf
>Nov 08 18:16:57 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000c0fe85bf state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000bc8fcbe3 state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:35:plane 2A] 0000000035743734 state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:35:plane 2A] state 0000000035743734
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:42:cursor A] 000000004c83b2b7 state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:42:cursor A] state 000000004c83b2b7
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:46:plane 1B] 00000000da7520cb state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:53:plane 2B] 00000000f13041b5 state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:53:plane 2B] state 00000000f13041b5
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:60:cursor B] 00000000eec7be02 state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:60:cursor B] state 00000000eec7be02
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:64:plane 1C] 000000009cfd4a81 state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:71:plane 2C] 00000000940f7e60 state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:71:plane 2C] state 00000000940f7e60
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:78:cursor C] 00000000fc81f9af state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:78:cursor C] state 00000000fc81f9af
>Nov 08 18:16:57 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [MODE:2880x1800] for [CRTC:45:pipe A] state 00000000bc8fcbe3
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:114] for [PLANE:28:plane 1A] state 00000000c0fe85bf
>Nov 08 18:16:57 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:45:pipe A] to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_get_connector_state [drm]] Added [CONNECTOR:83:eDP-1] 00000000a8683743 state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 00000000a8683743 to [NOCRTC]
>Nov 08 18:16:57 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 00000000a8683743 to [CRTC:45:pipe A]
>Nov 08 18:16:57 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000fc81f9af state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000bc8fcbe3 state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:35:plane 2A] 00000000940f7e60 state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:35:plane 2A] state 00000000940f7e60
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:42:cursor A] 000000009cfd4a81 state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:42:cursor A] state 000000009cfd4a81
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:46:plane 1B] 00000000eec7be02 state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:53:plane 2B] 00000000f13041b5 state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:53:plane 2B] state 00000000f13041b5
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:60:cursor B] 00000000da7520cb state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:60:cursor B] state 00000000da7520cb
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:64:plane 1C] 000000004c83b2b7 state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:71:plane 2C] 0000000035743734 state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:71:plane 2C] state 0000000035743734
>Nov 08 18:16:57 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:78:cursor C] 00000000c0fe85bf state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:78:cursor C] state 00000000c0fe85bf
>Nov 08 18:16:57 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [MODE:2880x1800] for [CRTC:45:pipe A] state 00000000bc8fcbe3
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:114] for [PLANE:28:plane 1A] state 00000000fc81f9af
>Nov 08 18:16:57 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:45:pipe A] to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_get_connector_state [drm]] Added [CONNECTOR:83:eDP-1] 00000000a8683743 state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 00000000a8683743 to [NOCRTC]
>Nov 08 18:16:57 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 00000000a8683743 to [CRTC:45:pipe A]
>Nov 08 18:16:57 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:63:pipe B] 000000005ed541e3 state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [NOMODE] for [CRTC:63:pipe B] state 000000005ed541e3
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:46:plane 1B] state 00000000eec7be02
>Nov 08 18:16:57 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:63:pipe B] to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:81:pipe C] 00000000df526f55 state to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [NOMODE] for [CRTC:81:pipe C] state 00000000df526f55
>Nov 08 18:16:57 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:64:plane 1C] state 000000004c83b2b7
>Nov 08 18:16:57 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:81:pipe C] to 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_check_only [drm]] checking 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_atomic_helper_check_modeset [drm_kms_helper]] Updating routing for [CONNECTOR:83:eDP-1]
>Nov 08 18:16:57 [drm:drm_atomic_helper_check_modeset [drm_kms_helper]] [CONNECTOR:83:eDP-1] keeps [ENCODER:82:DDI A], now on [CRTC:45:pipe A]
>Nov 08 18:16:57 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 114
>Nov 08 18:16:57 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:16:57 [drm:drm_atomic_commit [drm]] committing 00000000aba5c69c
>Nov 08 18:16:57 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:91:DP-1]
>Nov 08 18:16:57 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000aba5c69c
>Nov 08 18:16:57 [drm:intel_dp_detect [i915]] [CONNECTOR:91:DP-1]
>Nov 08 18:16:57 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000aba5c69c
>Nov 08 18:16:57 [drm:intel_power_well_enable [i915]] enabling power well 2
>Nov 08 18:16:57 [drm:intel_psr_activate [i915]] PSR using TP1 and TP2
>Nov 08 18:16:57 [drm:intel_psr_activate [i915]] EDP_PSR_CTL: 0x81f0022f
>Nov 08 18:16:57 [drm:intel_power_well_disable [i915]] disabling power well 2
>Nov 08 18:16:57 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:91:DP-1] disconnected
>Nov 08 18:16:57 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:98:HDMI-A-1]
>Nov 08 18:16:57 [drm:intel_hdmi_detect [i915]] [CONNECTOR:98:HDMI-A-1]
>Nov 08 18:16:57 [drm:do_gmbus_xfer [i915]] GMBUS [i915 gmbus dpc] timed out, falling back to bit banging on pin 4
>Nov 08 18:16:57 [drm:drm_do_probe_ddc_edid [drm]] drm: skipping non-existent adapter i915 gmbus dpc
>Nov 08 18:16:57 [drm:intel_hdmi_set_edid [i915]] HDMI GMBUS EDID read failed, retry using GPIO bit-banging
>Nov 08 18:16:57 [drm:intel_gmbus_force_bit [i915]] enabling bit-banging on i915 gmbus dpc. force bit now 1
>Nov 08 18:16:57 [drm:drm_do_probe_ddc_edid [drm]] drm: skipping non-existent adapter i915 gmbus dpc
>Nov 08 18:16:57 [drm:intel_gmbus_force_bit [i915]] disabling bit-banging on i915 gmbus dpc. force bit now 0
>Nov 08 18:16:57 kauditd_printk_skb: 3 callbacks suppressed
>Nov 08 18:16:57 audit: type=1130 audit(1541729817.943:14): pid=1 uid=0 auid=4294967295 ses=4294967295 subj=kernel msg='unit=systemd-vconsole-setup comm="systemd" exe="/usr/lib/systemd/systemd" hostname=? addr=? terminal=? res=success'
>Nov 08 18:16:57 audit: type=1131 audit(1541729817.943:15): pid=1 uid=0 auid=4294967295 ses=4294967295 subj=kernel msg='unit=systemd-vconsole-setup comm="systemd" exe="/usr/lib/systemd/systemd" hostname=? addr=? terminal=? res=success'
>Nov 08 18:16:57 [drm:do_gmbus_xfer [i915]] GMBUS [i915 gmbus dpc] timed out, falling back to bit banging on pin 4
>Nov 08 18:16:57 [drm:drm_dp_dual_mode_detect [drm_kms_helper]] DP dual mode HDMI ID:  (err -6)
>Nov 08 18:16:57 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:98:HDMI-A-1] disconnected
>Nov 08 18:16:57 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:104:DP-2]
>Nov 08 18:16:57 [drm:intel_dp_detect [i915]] [CONNECTOR:104:DP-2]
>Nov 08 18:16:57 [drm:intel_power_well_enable [i915]] enabling power well 2
>Nov 08 18:16:57 [drm:intel_power_well_disable [i915]] disabling power well 2
>Nov 08 18:16:57 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:104:DP-2] disconnected
>Nov 08 18:16:57 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:110:HDMI-A-2]
>Nov 08 18:16:57 [drm:intel_hdmi_detect [i915]] [CONNECTOR:110:HDMI-A-2]
>Nov 08 18:16:58 [drm:do_gmbus_xfer [i915]] GMBUS [i915 gmbus dpd] timed out, falling back to bit banging on pin 6
>Nov 08 18:16:58 [drm:drm_do_probe_ddc_edid [drm]] drm: skipping non-existent adapter i915 gmbus dpd
>Nov 08 18:16:58 [drm:intel_hdmi_set_edid [i915]] HDMI GMBUS EDID read failed, retry using GPIO bit-banging
>Nov 08 18:16:58 [drm:intel_gmbus_force_bit [i915]] enabling bit-banging on i915 gmbus dpd. force bit now 1
>Nov 08 18:16:58 [drm:drm_do_probe_ddc_edid [drm]] drm: skipping non-existent adapter i915 gmbus dpd
>Nov 08 18:16:58 [drm:intel_gmbus_force_bit [i915]] disabling bit-banging on i915 gmbus dpd. force bit now 0
>Nov 08 18:16:58 [drm:do_gmbus_xfer [i915]] GMBUS [i915 gmbus dpd] timed out, falling back to bit banging on pin 6
>Nov 08 18:16:58 [drm:drm_dp_dual_mode_detect [drm_kms_helper]] DP dual mode HDMI ID:  (err -6)
>Nov 08 18:16:58 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:110:HDMI-A-2] disconnected
>Nov 08 18:16:58 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:16:58 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:16:58 [drm:drm_mode_setcrtc [drm]] [CRTC:45:pipe A]
>Nov 08 18:16:58 [drm:drm_mode_setcrtc [drm]] [CONNECTOR:83:eDP-1]
>Nov 08 18:16:58 [drm:drm_atomic_state_init [drm]] Allocated atomic state 000000004a63e65e
>Nov 08 18:16:58 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000e87c4579 state to 000000004a63e65e
>Nov 08 18:16:58 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000872dfa76 state to 000000004a63e65e
>Nov 08 18:16:58 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [MODE:2880x1800] for [CRTC:45:pipe A] state 00000000e87c4579
>Nov 08 18:16:58 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 00000000872dfa76
>Nov 08 18:16:58 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:45:pipe A] to 000000004a63e65e
>Nov 08 18:16:58 [drm:drm_atomic_get_connector_state [drm]] Added [CONNECTOR:83:eDP-1] 00000000f6d369b4 state to 000000004a63e65e
>Nov 08 18:16:58 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 00000000f6d369b4 to [NOCRTC]
>Nov 08 18:16:58 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 00000000f6d369b4 to [CRTC:45:pipe A]
>Nov 08 18:16:58 [drm:drm_atomic_check_only [drm]] checking 000000004a63e65e
>Nov 08 18:16:58 [drm:drm_atomic_helper_check_modeset [drm_kms_helper]] Updating routing for [CONNECTOR:83:eDP-1]
>Nov 08 18:16:58 [drm:drm_atomic_helper_check_modeset [drm_kms_helper]] [CONNECTOR:83:eDP-1] keeps [ENCODER:82:DDI A], now on [CRTC:45:pipe A]
>Nov 08 18:16:58 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:16:58 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:16:58 [drm:drm_atomic_commit [drm]] committing 000000004a63e65e
>Nov 08 18:16:58 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 000000004a63e65e
>Nov 08 18:16:58 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 000000004a63e65e
>Nov 08 18:16:58 [drm:drm_mode_setcrtc [drm]] [CRTC:45:pipe A]
>Nov 08 18:16:58 [drm:drm_mode_setcrtc [drm]] [CONNECTOR:83:eDP-1]
>Nov 08 18:16:58 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000a179351a
>Nov 08 18:16:58 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000d4668f6e state to 00000000a179351a
>Nov 08 18:16:58 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 0000000047fbbc2a state to 00000000a179351a
>Nov 08 18:16:58 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [MODE:2880x1800] for [CRTC:45:pipe A] state 00000000d4668f6e
>Nov 08 18:16:58 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 0000000047fbbc2a
>Nov 08 18:16:58 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:45:pipe A] to 00000000a179351a
>Nov 08 18:16:58 [drm:drm_atomic_get_connector_state [drm]] Added [CONNECTOR:83:eDP-1] 00000000d1196424 state to 00000000a179351a
>Nov 08 18:16:58 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 00000000d1196424 to [NOCRTC]
>Nov 08 18:16:58 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 00000000d1196424 to [CRTC:45:pipe A]
>Nov 08 18:16:58 [drm:drm_atomic_check_only [drm]] checking 00000000a179351a
>Nov 08 18:16:58 [drm:drm_atomic_helper_check_modeset [drm_kms_helper]] Updating routing for [CONNECTOR:83:eDP-1]
>Nov 08 18:16:58 [drm:drm_atomic_helper_check_modeset [drm_kms_helper]] [CONNECTOR:83:eDP-1] keeps [ENCODER:82:DDI A], now on [CRTC:45:pipe A]
>Nov 08 18:16:58 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:16:58 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:16:58 [drm:drm_atomic_commit [drm]] committing 00000000a179351a
>Nov 08 18:16:58 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000a179351a
>Nov 08 18:16:58 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000a179351a
>Nov 08 18:16:58 [drm:gen8_de_irq_handler [i915]] hotplug event received, stat 0x01000000, dig 0x11101010, pins 0x00000010, long 0x00000000
>Nov 08 18:16:58 [drm:intel_hpd_irq_handler [i915]] digital hpd port A - short
>Nov 08 18:16:58 [drm:intel_dp_hpd_pulse [i915]] got hpd irq on port A - short
>Nov 08 18:16:58 [drm:intel_dp_read_dpcd [i915]] DPCD: 11 0a 84 41 00 00 01 80 02 00 00 00 0f 0b 00
>Nov 08 18:16:58 [drm:intel_psr_short_pulse [i915]] DP_PSR_STATUS: 0x0
>Nov 08 18:16:58 [drm:intel_psr_short_pulse [i915]] DP_PSR_ERROR_STATUS: 0x0
>Nov 08 18:16:58 [drm:intel_psr_short_pulse [i915]] link_status[0]=0x33
>Nov 08 18:16:58 [drm:intel_psr_short_pulse [i915]] link_status[1]=0x33
>Nov 08 18:16:58 [drm:intel_psr_short_pulse [i915]] link_status[2]=0x80
>Nov 08 18:16:58 [drm:intel_psr_short_pulse [i915]] link_status[3]=0x0
>Nov 08 18:16:58 [drm:intel_psr_short_pulse [i915]] link_status[4]=0x0
>Nov 08 18:16:58 [drm:intel_psr_short_pulse [i915]] link_status[5]=0x0
>Nov 08 18:16:59 [drm:gen8_de_irq_handler [i915]] hotplug event received, stat 0x01000000, dig 0x11101010, pins 0x00000010, long 0x00000000
>Nov 08 18:16:59 [drm:intel_hpd_irq_handler [i915]] digital hpd port A - short
>Nov 08 18:16:59 [drm:intel_dp_hpd_pulse [i915]] got hpd irq on port A - short
>Nov 08 18:16:59 [drm:intel_dp_read_dpcd [i915]] DPCD: 11 0a 84 41 00 00 01 80 02 00 00 00 0f 0b 00
>Nov 08 18:16:59 [drm:intel_psr_short_pulse [i915]] DP_PSR_STATUS: 0x0
>Nov 08 18:16:59 [drm:intel_psr_short_pulse [i915]] DP_PSR_ERROR_STATUS: 0x0
>Nov 08 18:16:59 [drm:intel_psr_short_pulse [i915]] link_status[0]=0x77
>Nov 08 18:16:59 [drm:intel_psr_short_pulse [i915]] link_status[1]=0x77
>Nov 08 18:16:59 [drm:intel_psr_short_pulse [i915]] link_status[2]=0x81
>Nov 08 18:16:59 [drm:intel_psr_short_pulse [i915]] link_status[3]=0x1
>Nov 08 18:16:59 [drm:intel_psr_short_pulse [i915]] link_status[4]=0x0
>Nov 08 18:16:59 [drm:intel_psr_short_pulse [i915]] link_status[5]=0x0
>Nov 08 18:17:00 [drm:gen8_de_irq_handler [i915]] hotplug event received, stat 0x01000000, dig 0x11101010, pins 0x00000010, long 0x00000000
>Nov 08 18:17:00 [drm:intel_hpd_irq_handler [i915]] digital hpd port A - short
>Nov 08 18:17:00 [drm:intel_dp_hpd_pulse [i915]] got hpd irq on port A - short
>Nov 08 18:17:00 [drm:intel_dp_read_dpcd [i915]] DPCD: 11 0a 84 41 00 00 01 80 02 00 00 00 0f 0b 00
>Nov 08 18:17:00 [drm:intel_psr_short_pulse [i915]] DP_PSR_STATUS: 0x0
>Nov 08 18:17:00 [drm:intel_psr_short_pulse [i915]] DP_PSR_ERROR_STATUS: 0x0
>Nov 08 18:17:00 [drm:intel_psr_short_pulse [i915]] link_status[0]=0x33
>Nov 08 18:17:00 [drm:intel_psr_short_pulse [i915]] link_status[1]=0x33
>Nov 08 18:17:00 [drm:intel_psr_short_pulse [i915]] link_status[2]=0x80
>Nov 08 18:17:00 [drm:intel_psr_short_pulse [i915]] link_status[3]=0x0
>Nov 08 18:17:00 [drm:intel_psr_short_pulse [i915]] link_status[4]=0x0
>Nov 08 18:17:00 [drm:intel_psr_short_pulse [i915]] link_status[5]=0x0
>Nov 08 18:17:00 [drm:gen8_de_irq_handler [i915]] hotplug event received, stat 0x01000000, dig 0x11101010, pins 0x00000010, long 0x00000000
>Nov 08 18:17:00 [drm:intel_hpd_irq_handler [i915]] digital hpd port A - short
>Nov 08 18:17:00 [drm:intel_dp_hpd_pulse [i915]] got hpd irq on port A - short
>Nov 08 18:17:00 [drm:intel_dp_read_dpcd [i915]] DPCD: 11 0a 84 41 00 00 01 80 02 00 00 00 0f 0b 00
>Nov 08 18:17:00 [drm:intel_psr_short_pulse [i915]] DP_PSR_STATUS: 0x0
>Nov 08 18:17:00 [drm:intel_psr_short_pulse [i915]] DP_PSR_ERROR_STATUS: 0x0
>Nov 08 18:17:00 [drm:intel_psr_short_pulse [i915]] link_status[0]=0x33
>Nov 08 18:17:00 [drm:intel_psr_short_pulse [i915]] link_status[1]=0x33
>Nov 08 18:17:00 [drm:intel_psr_short_pulse [i915]] link_status[2]=0x80
>Nov 08 18:17:00 [drm:intel_psr_short_pulse [i915]] link_status[3]=0x0
>Nov 08 18:17:00 [drm:intel_psr_short_pulse [i915]] link_status[4]=0x0
>Nov 08 18:17:00 [drm:intel_psr_short_pulse [i915]] link_status[5]=0x0
>Nov 08 18:17:00 [drm:gen8_de_irq_handler [i915]] hotplug event received, stat 0x01000000, dig 0x11101010, pins 0x00000010, long 0x00000000
>Nov 08 18:17:00 [drm:intel_hpd_irq_handler [i915]] digital hpd port A - short
>Nov 08 18:17:00 [drm:intel_dp_hpd_pulse [i915]] got hpd irq on port A - short
>Nov 08 18:17:00 [drm:intel_dp_read_dpcd [i915]] DPCD: 11 0a 84 41 00 00 01 80 02 00 00 00 0f 0b 00
>Nov 08 18:17:00 [drm:intel_psr_short_pulse [i915]] DP_PSR_STATUS: 0x0
>Nov 08 18:17:00 [drm:intel_psr_short_pulse [i915]] DP_PSR_ERROR_STATUS: 0x0
>Nov 08 18:17:00 [drm:intel_psr_short_pulse [i915]] link_status[0]=0x33
>Nov 08 18:17:00 [drm:intel_psr_short_pulse [i915]] link_status[1]=0x33
>Nov 08 18:17:00 [drm:intel_psr_short_pulse [i915]] link_status[2]=0x80
>Nov 08 18:17:00 [drm:intel_psr_short_pulse [i915]] link_status[3]=0x0
>Nov 08 18:17:00 [drm:intel_psr_short_pulse [i915]] link_status[4]=0x0
>Nov 08 18:17:00 [drm:intel_psr_short_pulse [i915]] link_status[5]=0x0
>Nov 08 18:17:01 [drm:gen8_de_irq_handler [i915]] hotplug event received, stat 0x01000000, dig 0x11101010, pins 0x00000010, long 0x00000000
>Nov 08 18:17:01 [drm:intel_hpd_irq_handler [i915]] digital hpd port A - short
>Nov 08 18:17:01 [drm:intel_dp_hpd_pulse [i915]] got hpd irq on port A - short
>Nov 08 18:17:01 [drm:intel_dp_read_dpcd [i915]] DPCD: 11 0a 84 41 00 00 01 80 02 00 00 00 0f 0b 00
>Nov 08 18:17:01 [drm:intel_psr_short_pulse [i915]] DP_PSR_STATUS: 0x0
>Nov 08 18:17:01 [drm:intel_psr_short_pulse [i915]] DP_PSR_ERROR_STATUS: 0x0
>Nov 08 18:17:01 [drm:intel_psr_short_pulse [i915]] link_status[0]=0x77
>Nov 08 18:17:01 [drm:intel_psr_short_pulse [i915]] link_status[1]=0x77
>Nov 08 18:17:01 [drm:intel_psr_short_pulse [i915]] link_status[2]=0x81
>Nov 08 18:17:01 [drm:intel_psr_short_pulse [i915]] link_status[3]=0x1
>Nov 08 18:17:01 [drm:intel_psr_short_pulse [i915]] link_status[4]=0x0
>Nov 08 18:17:01 [drm:intel_psr_short_pulse [i915]] link_status[5]=0x0
>Nov 08 18:17:01 [drm:gen8_de_irq_handler [i915]] hotplug event received, stat 0x01000000, dig 0x11101010, pins 0x00000010, long 0x00000000
>Nov 08 18:17:01 [drm:intel_hpd_irq_handler [i915]] digital hpd port A - short
>Nov 08 18:17:01 [drm:intel_dp_hpd_pulse [i915]] got hpd irq on port A - short
>Nov 08 18:17:01 [drm:intel_dp_read_dpcd [i915]] DPCD: 11 0a 84 41 00 00 01 80 02 00 00 00 0f 0b 00
>Nov 08 18:17:01 [drm:intel_psr_short_pulse [i915]] DP_PSR_STATUS: 0x0
>Nov 08 18:17:01 [drm:intel_psr_short_pulse [i915]] DP_PSR_ERROR_STATUS: 0x0
>Nov 08 18:17:01 [drm:intel_psr_short_pulse [i915]] link_status[0]=0x33
>Nov 08 18:17:01 [drm:intel_psr_short_pulse [i915]] link_status[1]=0x33
>Nov 08 18:17:01 [drm:intel_psr_short_pulse [i915]] link_status[2]=0x80
>Nov 08 18:17:01 [drm:intel_psr_short_pulse [i915]] link_status[3]=0x0
>Nov 08 18:17:01 [drm:intel_psr_short_pulse [i915]] link_status[4]=0x0
>Nov 08 18:17:01 [drm:intel_psr_short_pulse [i915]] link_status[5]=0x0
>Nov 08 18:17:01 [drm:gen8_de_irq_handler [i915]] hotplug event received, stat 0x01000000, dig 0x11101010, pins 0x00000010, long 0x00000000
>Nov 08 18:17:01 [drm:intel_hpd_irq_handler [i915]] digital hpd port A - short
>Nov 08 18:17:01 [drm:intel_dp_hpd_pulse [i915]] got hpd irq on port A - short
>Nov 08 18:17:01 [drm:intel_dp_read_dpcd [i915]] DPCD: 11 0a 84 41 00 00 01 80 02 00 00 00 0f 0b 00
>Nov 08 18:17:01 [drm:intel_psr_short_pulse [i915]] DP_PSR_STATUS: 0x0
>Nov 08 18:17:01 [drm:intel_psr_short_pulse [i915]] DP_PSR_ERROR_STATUS: 0x0
>Nov 08 18:17:01 [drm:intel_psr_short_pulse [i915]] link_status[0]=0x33
>Nov 08 18:17:01 [drm:intel_psr_short_pulse [i915]] link_status[1]=0x33
>Nov 08 18:17:01 [drm:intel_psr_short_pulse [i915]] link_status[2]=0x80
>Nov 08 18:17:01 [drm:intel_psr_short_pulse [i915]] link_status[3]=0x0
>Nov 08 18:17:01 [drm:intel_psr_short_pulse [i915]] link_status[4]=0x0
>Nov 08 18:17:01 [drm:intel_psr_short_pulse [i915]] link_status[5]=0x0
>Nov 08 18:17:02 audit: type=1130 audit(1541729822.509:16): pid=1 uid=0 auid=4294967295 ses=4294967295 subj=kernel msg='unit=systemd-cryptsetup@luks\x2d7d238e07\x2dc0ca\x2d40f5\x2db0b8\x2d5272c02bd87b comm="systemd" exe="/usr/lib/systemd/systemd" hostname=? addr=? terminal=? res=success'
>Nov 08 18:17:02 audit: type=1130 audit(1541729822.740:17): pid=1 uid=0 auid=4294967295 ses=4294967295 subj=kernel msg='unit=dracut-initqueue comm="systemd" exe="/usr/lib/systemd/systemd" hostname=? addr=? terminal=? res=success'
>Nov 08 18:17:02 audit: type=1130 audit(1541729822.781:18): pid=1 uid=0 auid=4294967295 ses=4294967295 subj=kernel msg='unit=systemd-fsck-root comm="systemd" exe="/usr/lib/systemd/systemd" hostname=? addr=? terminal=? res=success'
>Nov 08 18:17:02 EXT4-fs (dm-0): mounted filesystem with ordered data mode. Opts: (null)
>Nov 08 18:17:02 audit: type=1130 audit(1541729822.934:19): pid=1 uid=0 auid=4294967295 ses=4294967295 subj=kernel msg='unit=initrd-parse-etc comm="systemd" exe="/usr/lib/systemd/systemd" hostname=? addr=? terminal=? res=success'
>Nov 08 18:17:02 audit: type=1131 audit(1541729822.934:20): pid=1 uid=0 auid=4294967295 ses=4294967295 subj=kernel msg='unit=initrd-parse-etc comm="systemd" exe="/usr/lib/systemd/systemd" hostname=? addr=? terminal=? res=success'
>Nov 08 18:17:02 audit: type=1130 audit(1541729822.950:21): pid=1 uid=0 auid=4294967295 ses=4294967295 subj=kernel msg='unit=systemd-sysctl comm="systemd" exe="/usr/lib/systemd/systemd" hostname=? addr=? terminal=? res=success'
>Nov 08 18:17:02 audit: type=1131 audit(1541729822.950:22): pid=1 uid=0 auid=4294967295 ses=4294967295 subj=kernel msg='unit=systemd-sysctl comm="systemd" exe="/usr/lib/systemd/systemd" hostname=? addr=? terminal=? res=success'
>Nov 08 18:17:02 audit: type=1130 audit(1541729822.951:23): pid=1 uid=0 auid=4294967295 ses=4294967295 subj=kernel msg='unit=systemd-tmpfiles-setup comm="systemd" exe="/usr/lib/systemd/systemd" hostname=? addr=? terminal=? res=success'
>Nov 08 18:17:02 audit: type=1131 audit(1541729822.951:24): pid=1 uid=0 auid=4294967295 ses=4294967295 subj=kernel msg='unit=systemd-tmpfiles-setup comm="systemd" exe="/usr/lib/systemd/systemd" hostname=? addr=? terminal=? res=success'
>Nov 08 18:17:02 audit: type=1130 audit(1541729822.953:25): pid=1 uid=0 auid=4294967295 ses=4294967295 subj=kernel msg='unit=dracut-initqueue comm="systemd" exe="/usr/lib/systemd/systemd" hostname=? addr=? terminal=? res=success'
>Nov 08 18:17:02 audit: type=1131 audit(1541729822.953:26): pid=1 uid=0 auid=4294967295 ses=4294967295 subj=kernel msg='unit=dracut-initqueue comm="systemd" exe="/usr/lib/systemd/systemd" hostname=? addr=? terminal=? res=success'
>Nov 08 18:17:02 audit: type=1130 audit(1541729822.954:27): pid=1 uid=0 auid=4294967295 ses=4294967295 subj=kernel msg='unit=systemd-udev-trigger comm="systemd" exe="/usr/lib/systemd/systemd" hostname=? addr=? terminal=? res=success'
>Nov 08 18:17:02 audit: type=1131 audit(1541729822.954:28): pid=1 uid=0 auid=4294967295 ses=4294967295 subj=kernel msg='unit=systemd-udev-trigger comm="systemd" exe="/usr/lib/systemd/systemd" hostname=? addr=? terminal=? res=success'
>Nov 08 18:17:02 audit: type=1130 audit(1541729822.955:29): pid=1 uid=0 auid=4294967295 ses=4294967295 subj=kernel msg='unit=dracut-cmdline comm="systemd" exe="/usr/lib/systemd/systemd" hostname=? addr=? terminal=? res=success'
>Nov 08 18:17:02 audit: type=1131 audit(1541729822.956:30): pid=1 uid=0 auid=4294967295 ses=4294967295 subj=kernel msg='unit=dracut-cmdline comm="systemd" exe="/usr/lib/systemd/systemd" hostname=? addr=? terminal=? res=success'
>Nov 08 18:17:04 printk: systemd: 20 output lines suppressed due to ratelimiting
>Nov 08 18:17:04 SELinux:  Class bpf not defined in policy.
>Nov 08 18:17:04 SELinux:  Class xdp_socket not defined in policy.
>Nov 08 18:17:04 SELinux: the above unknown classes and permissions will be allowed
>Nov 08 18:17:04 SELinux:  policy capability network_peer_controls=1
>Nov 08 18:17:04 SELinux:  policy capability open_perms=1
>Nov 08 18:17:04 SELinux:  policy capability extended_socket_class=1
>Nov 08 18:17:04 SELinux:  policy capability always_check_network=0
>Nov 08 18:17:04 SELinux:  policy capability cgroup_seclabel=1
>Nov 08 18:17:04 SELinux:  policy capability nnp_nosuid_transition=1
>Nov 08 18:17:04 random: crng init done
>Nov 08 18:17:04 random: 7 urandom warning(s) missed due to ratelimiting
>Nov 08 18:17:04 EXT4-fs (dm-0): re-mounted. Opts: (null)
>Nov 08 18:17:04 apple_gmux: Found gmux version 4.0.29 [indexed]
>Nov 08 18:17:04 smbus_hc ACPI0001:00: SBS HC: offset = 0x20, query_bit = 0x10
>Nov 08 18:17:04 thunderbolt 0000:06:00.0: starting ICM firmware
>Nov 08 18:17:04 [drm:intel_backlight_device_update_status [i915]] updating intel_backlight, brightness=1388/2777
>Nov 08 18:17:04 [drm:intel_panel_actually_set_backlight [i915]] set backlight PWM = 1388
>Nov 08 18:17:04 ACPI: Smart Battery System [SBS0]: Battery Slot [BAT0] (battery present)
>Nov 08 18:17:04 [drm:edp_panel_vdd_off_sync [i915]] Turning eDP port A VDD off
>Nov 08 18:17:04 [drm:edp_panel_vdd_off_sync [i915]] PP_STATUS: 0x80000008 PP_CONTROL: 0x00000007
>Nov 08 18:17:04 [drm:intel_power_well_disable [i915]] disabling DC off
>Nov 08 18:17:05 media: Linux media interface: v0.10
>Nov 08 18:17:05 input: Apple Inc. iBridge as /devices/pci0000:00/0000:00:14.0/usb1/1-3/1-3:1.2/0003:05AC:8600.0001/input/input9
>Nov 08 18:17:05 Bluetooth: Core ver 2.22
>Nov 08 18:17:05 NET: Registered protocol family 31
>Nov 08 18:17:05 Bluetooth: HCI device and connection manager initialized
>Nov 08 18:17:05 Bluetooth: HCI socket layer initialized
>Nov 08 18:17:05 Bluetooth: L2CAP socket layer initialized
>Nov 08 18:17:05 Bluetooth: SCO socket layer initialized
>Nov 08 18:17:05 idma64 idma64.0: Found Intel integrated DMA 64-bit
>Nov 08 18:17:05 mei_me 0000:00:16.0: enabling device (0000 -> 0002)
>Nov 08 18:17:05 idma64 idma64.2: Found Intel integrated DMA 64-bit
>Nov 08 18:17:05 cfg80211: Loading compiled-in X.509 certificates for regulatory database
>Nov 08 18:17:05 videodev: Linux video capture interface: v2.00
>Nov 08 18:17:05 cfg80211: Loaded X.509 cert 'sforshee: 00b28ddf47aef9cea7'
>Nov 08 18:17:05 Bluetooth: HCI UART driver ver 2.3
>Nov 08 18:17:05 Bluetooth: HCI UART protocol H4 registered
>Nov 08 18:17:05 Bluetooth: HCI UART protocol BCSP registered
>Nov 08 18:17:05 Bluetooth: HCI UART protocol LL registered
>Nov 08 18:17:05 Bluetooth: HCI UART protocol ATH3K registered
>Nov 08 18:17:05 Bluetooth: HCI UART protocol Three-wire (H5) registered
>Nov 08 18:17:05 Bluetooth: HCI UART protocol Intel registered
>Nov 08 18:17:05 Bluetooth: HCI UART protocol Broadcom registered
>Nov 08 18:17:05 Bluetooth: HCI UART protocol QCA registered
>Nov 08 18:17:05 Bluetooth: HCI UART protocol AG6XX registered
>Nov 08 18:17:05 Bluetooth: HCI UART protocol Marvell registered
>Nov 08 18:17:05 idma64 idma64.3: Found Intel integrated DMA 64-bit
>Nov 08 18:17:05 uvcvideo: Found UVC 1.50 device iBridge (05ac:8600)
>Nov 08 18:17:05 hci_uart_bcm serial1-0: Unexpected ACPI gpio_int_idx: -1
>Nov 08 18:17:05 hci_uart_bcm serial1-0: Unexpected number of ACPI GPIOs: 0
>Nov 08 18:17:05 hci_uart_bcm serial1-0: No reset resource, using default baud rate
>Nov 08 18:17:05 uvcvideo 1-3:1.0: Entity type for entity Camera 1 was not initialized!
>Nov 08 18:17:05 idma64 idma64.4: Found Intel integrated DMA 64-bit
>Nov 08 18:17:05 usbcore: registered new interface driver uvcvideo
>Nov 08 18:17:05 USB Video Class driver (1.1.1)
>Nov 08 18:17:05 apple-ibridge-hid 0003:05AC:8600.0001: input,hidraw0: USB HID v1.01 Keyboard [Apple Inc. iBridge] on usb-0000:00:14.0-3/input2
>Nov 08 18:17:05 apple-ib-als: Found ambient light sensor
>Nov 08 18:17:05 apple-ibridge-hid 0003:05AC:8600.0002: in-hid-probe=0
>Nov 08 18:17:05 apple-ibridge-hid 0003:05AC:8600.0002: getting current state
>Nov 08 18:17:05 idma64 idma64.5: Found Intel integrated DMA 64-bit
>Nov 08 18:17:05 DMAR: Allocating domain for idma64.2 failed
>Nov 08 18:17:05 ttyS5 - failed to request DMA
>Nov 08 18:17:05 i801_smbus 0000:00:1f.4: enabling device (0000 -> 0003)
>Nov 08 18:17:05 i801_smbus 0000:00:1f.4: SMBus using PCI interrupt
>Nov 08 18:17:05 input: PC Speaker as /devices/platform/pcspkr/input/input10
>Nov 08 18:17:05 RAPL PMU: API unit is 2^-32 Joules, 5 fixed counters, 655360 ms ovfl timer
>Nov 08 18:17:05 RAPL PMU: hw unit of domain pp0-core 2^-14 Joules
>Nov 08 18:17:05 RAPL PMU: hw unit of domain package 2^-14 Joules
>Nov 08 18:17:05 RAPL PMU: hw unit of domain dram 2^-14 Joules
>Nov 08 18:17:05 RAPL PMU: hw unit of domain pp1-gpu 2^-14 Joules
>Nov 08 18:17:05 RAPL PMU: hw unit of domain psys 2^-14 Joules
>Nov 08 18:17:05 apple-ibridge-hid 0003:05AC:8600.0002: waiting for response
>Nov 08 18:17:05 usbcore: registered new interface driver brcmfmac
>Nov 08 18:17:05 brcmfmac 0000:03:00.0: enabling device (0000 -> 0002)
>Nov 08 18:17:05 apple-ibridge-hid 0003:05AC:8600.0002: setting new sensor config
>Nov 08 18:17:05 brcmfmac: brcmf_fw_alloc_request: using brcm/brcmfmac43602-pcie for chip BCM43602/2
>Nov 08 18:17:05 applesmc: key=858 fan=2 temp=46 index=45 acc=0 lux=0 kbd=0
>Nov 08 18:17:05 usbcore: registered new interface driver rtl8812au
>Nov 08 18:17:05 applesmc applesmc.768: hwmon_device_register() is deprecated. Please convert the driver to use hwmon_device_register_with_info().
>Nov 08 18:17:05 brcmfmac 0000:03:00.0: Direct firmware load for brcm/brcmfmac43602-pcie.txt failed with error -2
>Nov 08 18:17:05 rtl8812au 1-11:1.0 wlp0s20f0u11: renamed from wlan0
>Nov 08 18:17:05 apple-ibridge-hid 0003:05AC:8600.0002: new sensor config set
>Nov 08 18:17:05 Bluetooth: hci0: BCM: failed to write update baudrate (-16)
>Nov 08 18:17:05 Bluetooth: hci0: Failed to set baudrate
>Nov 08 18:17:05 apple-ibridge-hid 0003:05AC:8600.0002: device probe done.
>Nov 08 18:17:05 apple-ibridge-hid 0003:05AC:8600.0002: hiddev96,hidraw1: USB HID v1.01 Device [Apple Inc. iBridge] on usb-0000:00:14.0-3/input3
>Nov 08 18:17:05 Bluetooth: hci0: BCM: chip id 126
>Nov 08 18:17:05 Bluetooth: hci0: BCM: features 0x2f
>Nov 08 18:17:05 Bluetooth: hci0: BCM20703A2 Generic UART UHE Apple 40MHz wlcsp_x100
>Nov 08 18:17:05 Bluetooth: hci0: BCM (001.002.070) build 0176
>Nov 08 18:17:05 bluetooth hci0: Direct firmware load for brcm/BCM.hcd failed with error -2
>Nov 08 18:17:05 Bluetooth: hci0: BCM: Patch brcm/BCM.hcd not found
>Nov 08 18:17:05 apple-ibridge: registered driver 'apple-ib-als'
>Nov 08 18:17:05 brcmfmac: brcmf_fw_alloc_request: using brcm/brcmfmac43602-pcie for chip BCM43602/2
>Nov 08 18:17:05 brcmfmac 0000:03:00.0: Direct firmware load for brcm/brcmfmac43602-pcie.clm_blob failed with error -2
>Nov 08 18:17:05 brcmfmac: brcmf_c_process_clm_blob: no clm_blob available (err=-2), device may have limited channels available
>Nov 08 18:17:05 brcmfmac: brcmf_c_preinit_dcmds: Firmware: BCM43602/2 wl0: Nov 10 2015 06:38:10 version 7.35.177.61 (r598657) FWID 01-ea662a8c
>Nov 08 18:17:05 intel_rapl: Found RAPL domain package
>Nov 08 18:17:05 intel_rapl: Found RAPL domain core
>Nov 08 18:17:05 intel_rapl: Found RAPL domain uncore
>Nov 08 18:17:05 intel_rapl: Found RAPL domain dram
>Nov 08 18:17:05 brcmfmac 0000:03:00.0 wlp3s0: renamed from wlan0
>Nov 08 18:17:05 Adding 16352652k swap on /var/cache/swapfile.  Priority:-2 extents:14 across:17646988k SSDsFS
>Nov 08 18:17:05 thunderbolt 0000:7c:00.0: starting ICM firmware
>Nov 08 18:17:07 EXT4-fs (nvme0n1p4): mounted filesystem with ordered data mode. Opts: (null)
>Nov 08 18:17:07 RPC: Registered named UNIX socket transport module.
>Nov 08 18:17:07 RPC: Registered udp transport module.
>Nov 08 18:17:07 RPC: Registered tcp transport module.
>Nov 08 18:17:07 RPC: Registered tcp NFSv4.1 backchannel transport module.
>Nov 08 18:17:07 Bluetooth: BNEP (Ethernet Emulation) ver 1.3
>Nov 08 18:17:07 Bluetooth: BNEP filters: protocol multicast
>Nov 08 18:17:07 Bluetooth: BNEP socket layer initialized
>Nov 08 18:17:08 IPv6: ADDRCONF(NETDEV_UP): wlp0s20f0u11: link is not ready
>Nov 08 18:17:08 
>Nov 08 18:17:08 ============================================
>Nov 08 18:17:08 WARNING: possible recursive locking detected
>Nov 08 18:17:08 4.20.0-rc1-drm #18 Tainted: G        W  OE    
>Nov 08 18:17:08 --------------------------------------------
>Nov 08 18:17:08 NetworkManager/1003 is trying to acquire lock:
>Nov 08 18:17:08 000000009a80c9d0 (pmutex){+.+.}, at: usbctrl_vendorreq+0x9b/0x296 [8812au]
>Nov 08 18:17:08 
>                but task is already holding lock:
>Nov 08 18:17:08 00000000a87af0a9 (pmutex){+.+.}, at: netdev_open+0x34/0x53 [8812au]
>Nov 08 18:17:08 
>                other info that might help us debug this:
>Nov 08 18:17:08  Possible unsafe locking scenario:
>Nov 08 18:17:08        CPU0
>Nov 08 18:17:08        ----
>Nov 08 18:17:08   lock(pmutex);
>Nov 08 18:17:08   lock(pmutex);
>Nov 08 18:17:08 
>                 *** DEADLOCK ***
>Nov 08 18:17:08  May be due to missing lock nesting notation
>Nov 08 18:17:08 2 locks held by NetworkManager/1003:
>Nov 08 18:17:08  #0: 00000000408c209f (rtnl_mutex){+.+.}, at: rtnetlink_rcv_msg+0x158/0x4b0
>Nov 08 18:17:08  #1: 00000000a87af0a9 (pmutex){+.+.}, at: netdev_open+0x34/0x53 [8812au]
>Nov 08 18:17:08 
>                stack backtrace:
>Nov 08 18:17:08 CPU: 2 PID: 1003 Comm: NetworkManager Tainted: G        W  OE     4.20.0-rc1-drm #18
>Nov 08 18:17:08 Hardware name: Apple Inc. MacBookPro13,3/Mac-A5C67F76ED83108C, BIOS MBP133.88Z.0247.B00.1806261159 06/26/2018
>Nov 08 18:17:08 Call Trace:
>Nov 08 18:17:08  dump_stack+0x85/0xc0
>Nov 08 18:17:08  __lock_acquire.cold.62+0xc5/0x227
>Nov 08 18:17:08  ? kernel_text_address+0xe5/0xf0
>Nov 08 18:17:08  ? __kernel_text_address+0xe/0x30
>Nov 08 18:17:08  ? unwind_get_return_address+0x1b/0x30
>Nov 08 18:17:08  ? __save_stack_trace+0x92/0x100
>Nov 08 18:17:08  lock_acquire+0x9e/0x180
>Nov 08 18:17:08  ? usbctrl_vendorreq+0x9b/0x296 [8812au]
>Nov 08 18:17:08  ? usbctrl_vendorreq+0x9b/0x296 [8812au]
>Nov 08 18:17:08  __mutex_lock+0x88/0x9c0
>Nov 08 18:17:08  ? usbctrl_vendorreq+0x9b/0x296 [8812au]
>Nov 08 18:17:08  ? mark_held_locks+0x57/0x80
>Nov 08 18:17:08  ? find_held_lock+0x34/0xa0
>Nov 08 18:17:08  ? sched_clock+0x5/0x10
>Nov 08 18:17:08  ? usbctrl_vendorreq+0x9b/0x296 [8812au]
>Nov 08 18:17:08  usbctrl_vendorreq+0x9b/0x296 [8812au]
>Nov 08 18:17:08  usb_read8+0x3e/0x5d [8812au]
>Nov 08 18:17:08  _rtw_read8+0x1b/0x1c [8812au]
>Nov 08 18:17:08  rtl8812au_hal_init+0x78/0x10eb [8812au]
>Nov 08 18:17:08  rtw_hal_init+0x25/0x96 [8812au]
>Nov 08 18:17:08  _netdev_open+0x54/0x1fb [8812au]
>Nov 08 18:17:08  netdev_open+0x3c/0x53 [8812au]
>Nov 08 18:17:08  __dev_open+0xce/0x160
>Nov 08 18:17:08  __dev_change_flags+0x1a3/0x210
>Nov 08 18:17:08  ? sched_clock+0x5/0x10
>Nov 08 18:17:08  ? sched_clock_cpu+0xc/0xb0
>Nov 08 18:17:08  dev_change_flags+0x21/0x60
>Nov 08 18:17:08  do_setlink+0x30b/0xf00
>Nov 08 18:17:08  ? __nla_parse+0xed/0x120
>Nov 08 18:17:08  ? validate_linkmsg+0xac/0x350
>Nov 08 18:17:08  ? find_held_lock+0x34/0xa0
>Nov 08 18:17:08  ? sched_clock+0x5/0x10
>Nov 08 18:17:08  ? sched_clock_cpu+0xc/0xb0
>Nov 08 18:17:08  ? __nla_parse+0x34/0x120
>Nov 08 18:17:08  rtnl_newlink+0x72f/0x850
>Nov 08 18:17:08  ? __lock_acquire+0x279/0x1650
>Nov 08 18:17:08  ? __snmp6_fill_stats64.isra.58+0x6b/0x110
>Nov 08 18:17:08  ? __lock_acquire+0x279/0x1650
>Nov 08 18:17:08  ? noop_count+0x10/0x10
>Nov 08 18:17:08  ? check_usage+0x9e/0x240
>Nov 08 18:17:08  ? find_held_lock+0x34/0xa0
>Nov 08 18:17:08  ? noop_count+0x10/0x10
>Nov 08 18:17:08  ? __lock_acquire+0x279/0x1650
>Nov 08 18:17:08  ? __lock_acquire+0x279/0x1650
>Nov 08 18:17:08  ? match_held_lock+0xd0/0x160
>Nov 08 18:17:08  ? find_held_lock+0x70/0xa0
>Nov 08 18:17:08  rtnetlink_rcv_msg+0x184/0x4b0
>Nov 08 18:17:08  ? netlink_deliver_tap+0x99/0x410
>Nov 08 18:17:08  ? rtnl_fdb_dump+0x2c0/0x2c0
>Nov 08 18:17:08  netlink_rcv_skb+0x4c/0x120
>Nov 08 18:17:08  netlink_unicast+0x1c8/0x280
>Nov 08 18:17:08  netlink_sendmsg+0x218/0x3e0
>Nov 08 18:17:08  sock_sendmsg+0x36/0x40
>Nov 08 18:17:08  ___sys_sendmsg+0x298/0x2f0
>Nov 08 18:17:08  ? __lock_acquire+0x279/0x1650
>Nov 08 18:17:08  ? sched_clock+0x5/0x10
>Nov 08 18:17:08  ? sched_clock_cpu+0xc/0xb0
>Nov 08 18:17:08  ? __fget+0x10d/0x1f0
>Nov 08 18:17:08  __sys_sendmsg+0x57/0xa0
>Nov 08 18:17:08  do_syscall_64+0x60/0x1f0
>Nov 08 18:17:08  entry_SYSCALL_64_after_hwframe+0x49/0xbe
>Nov 08 18:17:08 RIP: 0033:0x7f4ac0611ce7
>Nov 08 18:17:08 Code: 44 00 00 41 54 41 89 d4 55 48 89 f5 53 89 fb 48 83 ec 10 e8 0b ea ff ff 44 89 e2 48 89 ee 89 df 41 89 c0 b8 2e 00 00 00 0f 05 <48> 3d 00 f0 ff ff 77 35 44 89 c7 48 89 44 24 08 e8 44 ea ff ff 48
>Nov 08 18:17:08 RSP: 002b:00007fff36077530 EFLAGS: 00000293 ORIG_RAX: 000000000000002e
>Nov 08 18:17:08 RAX: ffffffffffffffda RBX: 0000000000000007 RCX: 00007f4ac0611ce7
>Nov 08 18:17:08 RDX: 0000000000000000 RSI: 00007fff36077590 RDI: 0000000000000007
>Nov 08 18:17:08 RBP: 00007fff36077590 R08: 0000000000000000 R09: 0000000000000008
>Nov 08 18:17:08 R10: 000055e9073a5010 R11: 0000000000000293 R12: 0000000000000000
>Nov 08 18:17:08 R13: 00007fff36077590 R14: 00007fff36077724 R15: 0000000000000000
>Nov 08 18:17:08 ------------[ cut here ]------------
>Nov 08 18:17:08 downgrading a read lock
>Nov 08 18:17:08 WARNING: CPU: 0 PID: 1103 at kernel/locking/lockdep.c:3556 lock_downgrade+0x13b/0x1c0
>Nov 08 18:17:08 Modules linked in: cmac(E) bnep(E) sunrpc(E) nls_utf8(E) hfsplus(E) intel_rapl(E) x86_pkg_temp_thermal(E) intel_powerclamp(E) coretemp(E) kvm_intel(E) applesmc(E) input_polldev(E) kvm(E) brcmfmac(E) irqbypass(E) brcmutil(E) mmc_core(E) intel_cstate(E) intel_uncore(E) intel_rapl_perf(E) 8812au(OE) pcspkr(E) i2c_i801(E) joydev(E) uvcvideo(E) videobuf2_vmalloc(E) hci_uart(E) videobuf2_memops(E) videobuf2_v4l2(E) videobuf2_common(E) btqca(E) btrtl(E) btbcm(E) videodev(E) btintel(E) mei_me(E) mei(E) cfg80211(E) media(E) idma64(E) bluetooth(E) pcc_cpufreq(E) thunderbolt(E) apple_ib_als(OE) industrialio_triggered_buffer(E) kfifo_buf(E) industrialio(E) ecdh_generic(E) rfkill(E) sbs(E) sbshc(E) apple_gmux(E) apple_bl(E) dm_crypt(E) i915(E) spi_pxa2xx_platform(E) crct10dif_pclmul(E) crc32_pclmul(E) apple_ib_tb(OE) crc32c_intel(E) i2c_algo_bit(E) drm_kms_helper(E) drm(E) ghash_clmulni_intel(E) nvme(E) nvme_core(E) intel_lpss_pci(E) intel_lpss(E) apple_ibridge(OE) applespi(OE) video(E)
>Nov 08 18:17:08 CPU: 0 PID: 1103 Comm: libvirtd Tainted: G        W  OE     4.20.0-rc1-drm #18
>Nov 08 18:17:08 Hardware name: Apple Inc. MacBookPro13,3/Mac-A5C67F76ED83108C, BIOS MBP133.88Z.0247.B00.1806261159 06/26/2018
>Nov 08 18:17:08 RIP: 0010:lock_downgrade+0x13b/0x1c0
>Nov 08 18:17:08 Code: 18 5b 5d 41 5c 41 5d 41 5e c3 4c 89 e2 4c 89 f6 48 89 df e8 07 ce ff ff eb b2 48 c7 c7 92 e6 2d aa 48 89 04 24 e8 59 6e f9 ff <0f> 0b 8b 54 24 0c 48 8b 04 24 e9 5c ff ff ff e8 b1 e8 3c 00 85 c0
>Nov 08 18:17:08 RSP: 0018:ffffa5fc02f33e30 EFLAGS: 00010086
>Nov 08 18:17:08 RAX: 0000000000000000 RBX: ffff96a412a84000 RCX: 0000000000000000
>Nov 08 18:17:08 RDX: ffff96a412a84000 RSI: 0000000000000001 RDI: ffffffffa9139313
>Nov 08 18:17:08 RBP: 0000000000000246 R08: 0000000000000000 R09: 00000000001e1f40
>Nov 08 18:17:08 R10: 0000000000000001 R11: ffff96a412a84000 R12: ffffffffa928d14a
>Nov 08 18:17:08 R13: 0000000000000003 R14: ffff96a4251bcf28 R15: ffff96a414e9c340
>Nov 08 18:17:08 FS:  00007f3387479b80(0000) GS:ffff96a42dc00000(0000) knlGS:0000000000000000
>Nov 08 18:17:08 CS:  0010 DS: 0000 ES: 0000 CR0: 0000000080050033
>Nov 08 18:17:08 CR2: 00007f3335c10000 CR3: 00000004515b2003 CR4: 00000000003606f0
>Nov 08 18:17:08 DR0: 0000000000000000 DR1: 0000000000000000 DR2: 0000000000000000
>Nov 08 18:17:08 DR3: 0000000000000000 DR6: 00000000fffe0ff0 DR7: 0000000000000400
>Nov 08 18:17:08 Call Trace:
>Nov 08 18:17:08  downgrade_write+0x17/0x90
>Nov 08 18:17:08  __do_munmap+0x3fa/0x460
>Nov 08 18:17:08  __vm_munmap+0x6b/0xc0
>Nov 08 18:17:08  __x64_sys_munmap+0x27/0x30
>Nov 08 18:17:08  do_syscall_64+0x60/0x1f0
>Nov 08 18:17:08  entry_SYSCALL_64_after_hwframe+0x49/0xbe
>Nov 08 18:17:08 RIP: 0033:0x7f33872b0cd7
>Nov 08 18:17:08 Code: ff ff ff f7 d8 89 05 28 d4 20 00 48 c7 c0 ff ff ff ff eb 8a 66 2e 0f 1f 84 00 00 00 00 00 0f 1f 44 00 00 b8 0b 00 00 00 0f 05 <48> 3d 01 f0 ff ff 73 01 c3 48 8d 0d f9 d3 20 00 f7 d8 89 01 48 83
>Nov 08 18:17:08 RSP: 002b:00007fff653b3b58 EFLAGS: 00000206 ORIG_RAX: 000000000000000b
>Nov 08 18:17:08 RAX: ffffffffffffffda RBX: 00007fff653b3b70 RCX: 00007f33872b0cd7
>Nov 08 18:17:08 RDX: 000000000000005e RSI: 000000000001b3cd RDI: 00007f338745d000
>Nov 08 18:17:08 RBP: 0000000080000102 R08: 00007f33874be3e8 R09: 0000000000000002
>Nov 08 18:17:08 R10: fffffffffffff1c2 R11: 0000000000000206 R12: 0000000000000000
>Nov 08 18:17:08 R13: 00007f333601faf3 R14: 0000000000000001 R15: 00007fff653b4fe8
>Nov 08 18:17:08 irq event stamp: 70707
>Nov 08 18:17:08 hardirqs last  enabled at (70707): [<ffffffffa9286a70>] handle_mm_fault+0x2a0/0x3d0
>Nov 08 18:17:08 hardirqs last disabled at (70706): [<ffffffffa9286890>] handle_mm_fault+0xc0/0x3d0
>Nov 08 18:17:08 softirqs last  enabled at (69488): [<ffffffffa9e00365>] __do_softirq+0x365/0x47c
>Nov 08 18:17:08 softirqs last disabled at (69481): [<ffffffffa90c4256>] irq_exit+0x116/0x120
>Nov 08 18:17:08 WARNING: CPU: 0 PID: 1103 at kernel/locking/lockdep.c:3556 lock_downgrade+0x13b/0x1c0
>Nov 08 18:17:08 ---[ end trace 25b06a44c08de7af ]---
>Nov 08 18:17:08 IPv6: ADDRCONF(NETDEV_UP): wlp0s20f0u11: link is not ready
>Nov 08 18:17:08 IPv6: ADDRCONF(NETDEV_UP): wlp0s20f0u11: link is not ready
>Nov 08 18:17:08 IPv6: ADDRCONF(NETDEV_UP): wlp3s0: link is not ready
>Nov 08 18:17:08 IPv6: ADDRCONF(NETDEV_UP): wlp3s0: link is not ready
>Nov 08 18:17:09 [drm:gen8_de_irq_handler [i915]] hotplug event received, stat 0x01000000, dig 0x11101010, pins 0x00000010, long 0x00000000
>Nov 08 18:17:09 [drm:intel_hpd_irq_handler [i915]] digital hpd port A - short
>Nov 08 18:17:09 [drm:intel_dp_hpd_pulse [i915]] got hpd irq on port A - short
>Nov 08 18:17:09 [drm:intel_power_well_enable [i915]] enabling DC off
>Nov 08 18:17:09 [drm:gen9_set_dc_state [i915]] Setting DC state from 00 to 00
>Nov 08 18:17:09 [drm:edp_panel_vdd_on [i915]] Turning eDP port A VDD on
>Nov 08 18:17:09 [drm:edp_panel_vdd_on [i915]] PP_STATUS: 0x80000008 PP_CONTROL: 0x0000000f
>Nov 08 18:17:09 [drm:intel_dp_read_dpcd [i915]] DPCD: 11 0a 84 41 00 00 01 80 02 00 00 00 0f 0b 00
>Nov 08 18:17:09 [drm:intel_psr_short_pulse [i915]] DP_PSR_STATUS: 0x0
>Nov 08 18:17:09 [drm:intel_psr_short_pulse [i915]] DP_PSR_ERROR_STATUS: 0x0
>Nov 08 18:17:09 [drm:intel_psr_short_pulse [i915]] link_status[0]=0x33
>Nov 08 18:17:09 [drm:intel_psr_short_pulse [i915]] link_status[1]=0x33
>Nov 08 18:17:09 [drm:intel_psr_short_pulse [i915]] link_status[2]=0x80
>Nov 08 18:17:09 [drm:intel_psr_short_pulse [i915]] link_status[3]=0x0
>Nov 08 18:17:09 [drm:intel_psr_short_pulse [i915]] link_status[4]=0x0
>Nov 08 18:17:09 [drm:intel_psr_short_pulse [i915]] link_status[5]=0x0
>Nov 08 18:17:09 IPv6: ADDRCONF(NETDEV_UP): wlp3s0: link is not ready
>Nov 08 18:17:09 IPv6: ADDRCONF(NETDEV_UP): wlp3s0: link is not ready
>Nov 08 18:17:09 IPv6: ADDRCONF(NETDEV_UP): wlp0s20f0u11: link is not ready
>Nov 08 18:17:09 [drm:intel_backlight_device_get_brightness [i915]] get backlight PWM = 1388
>Nov 08 18:17:09 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:83:eDP-1]
>Nov 08 18:17:09 [drm:intel_dp_detect [i915]] [CONNECTOR:83:eDP-1]
>Nov 08 18:17:09 [drm:intel_dp_print_rates [i915]] source rates: 162000, 216000, 270000, 324000, 432000, 540000
>Nov 08 18:17:09 [drm:intel_dp_print_rates [i915]] sink rates: 162000, 270000
>Nov 08 18:17:09 [drm:intel_dp_print_rates [i915]] common rates: 162000, 270000
>Nov 08 18:17:09 [drm:drm_dp_read_desc [drm_kms_helper]] DP sink: OUI 00-10-fa dev-ID eD\025eaa HW-rev 1.0 SW-rev 2.15 quirks 0x0000
>Nov 08 18:17:09 [drm:intel_dp_detect [i915]] MST support? port A: no, sink: no, modparam: yes
>Nov 08 18:17:09 [drm:drm_add_display_info [drm]] non_desktop set to 0
>Nov 08 18:17:09 [drm:drm_add_edid_modes [drm]] ELD: no CEA Extension found
>Nov 08 18:17:09 [drm:drm_add_display_info [drm]] non_desktop set to 0
>Nov 08 18:17:09 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:83:eDP-1] probed modes :
>Nov 08 18:17:09 [drm:drm_mode_debug_printmodeline [drm]] Modeline 84:"2880x1800" 60 328920 2880 2888 2920 2960 1800 1838 1846 1852 0x48 0x9
>Nov 08 18:17:09 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:91:DP-1]
>Nov 08 18:17:09 [drm:intel_dp_detect [i915]] [CONNECTOR:91:DP-1]
>Nov 08 18:17:09 [drm:intel_power_well_enable [i915]] enabling power well 2
>Nov 08 18:17:09 [drm:intel_power_well_disable [i915]] disabling power well 2
>Nov 08 18:17:09 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:91:DP-1] disconnected
>Nov 08 18:17:09 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:98:HDMI-A-1]
>Nov 08 18:17:09 [drm:intel_hdmi_detect [i915]] [CONNECTOR:98:HDMI-A-1]
>Nov 08 18:17:09 [drm:do_gmbus_xfer [i915]] GMBUS [i915 gmbus dpc] timed out, falling back to bit banging on pin 4
>Nov 08 18:17:09 [drm:drm_do_probe_ddc_edid [drm]] drm: skipping non-existent adapter i915 gmbus dpc
>Nov 08 18:17:09 [drm:intel_hdmi_set_edid [i915]] HDMI GMBUS EDID read failed, retry using GPIO bit-banging
>Nov 08 18:17:09 [drm:intel_gmbus_force_bit [i915]] enabling bit-banging on i915 gmbus dpc. force bit now 1
>Nov 08 18:17:09 [drm:drm_do_probe_ddc_edid [drm]] drm: skipping non-existent adapter i915 gmbus dpc
>Nov 08 18:17:09 [drm:intel_gmbus_force_bit [i915]] disabling bit-banging on i915 gmbus dpc. force bit now 0
>Nov 08 18:17:09 [drm:do_gmbus_xfer [i915]] GMBUS [i915 gmbus dpc] timed out, falling back to bit banging on pin 4
>Nov 08 18:17:09 [drm:drm_dp_dual_mode_detect [drm_kms_helper]] DP dual mode HDMI ID:  (err -6)
>Nov 08 18:17:09 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:98:HDMI-A-1] disconnected
>Nov 08 18:17:09 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:104:DP-2]
>Nov 08 18:17:09 [drm:intel_dp_detect [i915]] [CONNECTOR:104:DP-2]
>Nov 08 18:17:09 [drm:intel_power_well_enable [i915]] enabling power well 2
>Nov 08 18:17:09 [drm:intel_power_well_disable [i915]] disabling power well 2
>Nov 08 18:17:09 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:104:DP-2] disconnected
>Nov 08 18:17:09 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:110:HDMI-A-2]
>Nov 08 18:17:09 [drm:intel_hdmi_detect [i915]] [CONNECTOR:110:HDMI-A-2]
>Nov 08 18:17:09 [drm:do_gmbus_xfer [i915]] GMBUS [i915 gmbus dpd] timed out, falling back to bit banging on pin 6
>Nov 08 18:17:09 [drm:drm_do_probe_ddc_edid [drm]] drm: skipping non-existent adapter i915 gmbus dpd
>Nov 08 18:17:09 [drm:intel_hdmi_set_edid [i915]] HDMI GMBUS EDID read failed, retry using GPIO bit-banging
>Nov 08 18:17:09 [drm:intel_gmbus_force_bit [i915]] enabling bit-banging on i915 gmbus dpd. force bit now 1
>Nov 08 18:17:09 [drm:drm_do_probe_ddc_edid [drm]] drm: skipping non-existent adapter i915 gmbus dpd
>Nov 08 18:17:09 [drm:intel_gmbus_force_bit [i915]] disabling bit-banging on i915 gmbus dpd. force bit now 0
>Nov 08 18:17:09 L1TF CPU bug present and SMT on, data leak possible. See CVE-2018-3646 and https://www.kernel.org/doc/html/latest/admin-guide/l1tf.html for details.
>Nov 08 18:17:09 [drm:do_gmbus_xfer [i915]] GMBUS [i915 gmbus dpd] timed out, falling back to bit banging on pin 6
>Nov 08 18:17:09 [drm:drm_dp_dual_mode_detect [drm_kms_helper]] DP dual mode HDMI ID:  (err -6)
>Nov 08 18:17:09 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:110:HDMI-A-2] disconnected
>Nov 08 18:17:10 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:83:eDP-1]
>Nov 08 18:17:10 [drm:intel_dp_detect [i915]] [CONNECTOR:83:eDP-1]
>Nov 08 18:17:10 [drm:intel_dp_print_rates [i915]] source rates: 162000, 216000, 270000, 324000, 432000, 540000
>Nov 08 18:17:10 [drm:intel_dp_print_rates [i915]] sink rates: 162000, 270000
>Nov 08 18:17:10 [drm:intel_dp_print_rates [i915]] common rates: 162000, 270000
>Nov 08 18:17:10 [drm:drm_dp_read_desc [drm_kms_helper]] DP sink: OUI 00-10-fa dev-ID eD\025eaa HW-rev 1.0 SW-rev 2.15 quirks 0x0000
>Nov 08 18:17:10 [drm:intel_dp_detect [i915]] MST support? port A: no, sink: no, modparam: yes
>Nov 08 18:17:10 [drm:drm_add_display_info [drm]] non_desktop set to 0
>Nov 08 18:17:10 [drm:drm_add_edid_modes [drm]] ELD: no CEA Extension found
>Nov 08 18:17:10 [drm:drm_add_display_info [drm]] non_desktop set to 0
>Nov 08 18:17:10 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:83:eDP-1] probed modes :
>Nov 08 18:17:10 [drm:drm_mode_debug_printmodeline [drm]] Modeline 84:"2880x1800" 60 328920 2880 2888 2920 2960 1800 1838 1846 1852 0x48 0x9
>Nov 08 18:17:10 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:91:DP-1]
>Nov 08 18:17:10 [drm:intel_dp_detect [i915]] [CONNECTOR:91:DP-1]
>Nov 08 18:17:10 [drm:intel_power_well_enable [i915]] enabling power well 2
>Nov 08 18:17:10 [drm:intel_power_well_disable [i915]] disabling power well 2
>Nov 08 18:17:10 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:91:DP-1] disconnected
>Nov 08 18:17:10 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:98:HDMI-A-1]
>Nov 08 18:17:10 [drm:intel_hdmi_detect [i915]] [CONNECTOR:98:HDMI-A-1]
>Nov 08 18:17:10 [drm:do_gmbus_xfer [i915]] GMBUS [i915 gmbus dpc] timed out, falling back to bit banging on pin 4
>Nov 08 18:17:10 [drm:drm_do_probe_ddc_edid [drm]] drm: skipping non-existent adapter i915 gmbus dpc
>Nov 08 18:17:10 [drm:intel_hdmi_set_edid [i915]] HDMI GMBUS EDID read failed, retry using GPIO bit-banging
>Nov 08 18:17:10 [drm:intel_gmbus_force_bit [i915]] enabling bit-banging on i915 gmbus dpc. force bit now 1
>Nov 08 18:17:10 [drm:drm_do_probe_ddc_edid [drm]] drm: skipping non-existent adapter i915 gmbus dpc
>Nov 08 18:17:10 [drm:intel_gmbus_force_bit [i915]] disabling bit-banging on i915 gmbus dpc. force bit now 0
>Nov 08 18:17:10 [drm:do_gmbus_xfer [i915]] GMBUS [i915 gmbus dpc] timed out, falling back to bit banging on pin 4
>Nov 08 18:17:10 [drm:drm_dp_dual_mode_detect [drm_kms_helper]] DP dual mode HDMI ID:  (err -6)
>Nov 08 18:17:10 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:98:HDMI-A-1] disconnected
>Nov 08 18:17:10 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:104:DP-2]
>Nov 08 18:17:10 [drm:intel_dp_detect [i915]] [CONNECTOR:104:DP-2]
>Nov 08 18:17:10 [drm:intel_power_well_enable [i915]] enabling power well 2
>Nov 08 18:17:10 [drm:intel_power_well_disable [i915]] disabling power well 2
>Nov 08 18:17:10 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:104:DP-2] disconnected
>Nov 08 18:17:10 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:110:HDMI-A-2]
>Nov 08 18:17:10 [drm:intel_hdmi_detect [i915]] [CONNECTOR:110:HDMI-A-2]
>Nov 08 18:17:10 [drm:do_gmbus_xfer [i915]] GMBUS [i915 gmbus dpd] timed out, falling back to bit banging on pin 6
>Nov 08 18:17:10 [drm:drm_do_probe_ddc_edid [drm]] drm: skipping non-existent adapter i915 gmbus dpd
>Nov 08 18:17:10 [drm:intel_hdmi_set_edid [i915]] HDMI GMBUS EDID read failed, retry using GPIO bit-banging
>Nov 08 18:17:10 [drm:intel_gmbus_force_bit [i915]] enabling bit-banging on i915 gmbus dpd. force bit now 1
>Nov 08 18:17:10 [drm:drm_do_probe_ddc_edid [drm]] drm: skipping non-existent adapter i915 gmbus dpd
>Nov 08 18:17:10 [drm:intel_gmbus_force_bit [i915]] disabling bit-banging on i915 gmbus dpd. force bit now 0
>Nov 08 18:17:10 [drm:do_gmbus_xfer [i915]] GMBUS [i915 gmbus dpd] timed out, falling back to bit banging on pin 6
>Nov 08 18:17:10 [drm:drm_dp_dual_mode_detect [drm_kms_helper]] DP dual mode HDMI ID:  (err -6)
>Nov 08 18:17:10 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:110:HDMI-A-2] disconnected
>Nov 08 18:17:10 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000b315f80b
>Nov 08 18:17:10 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000a49aa151 state to 00000000b315f80b
>Nov 08 18:17:10 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000b315f80b
>Nov 08 18:17:10 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000a49aa151 state to 00000000b315f80b
>Nov 08 18:17:10 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000ab6bbf5f state to 00000000b315f80b
>Nov 08 18:17:10 [drm:drm_atomic_check_only [drm]] checking 00000000b315f80b
>Nov 08 18:17:10 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:10 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:10 [drm:drm_atomic_commit [drm]] committing 00000000b315f80b
>Nov 08 18:17:10 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000b315f80b
>Nov 08 18:17:10 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000b315f80b
>Nov 08 18:17:10 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000029ae37e0
>Nov 08 18:17:10 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:42:cursor A] 00000000266413c8 state to 0000000029ae37e0
>Nov 08 18:17:10 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:42:cursor A] state 00000000266413c8
>Nov 08 18:17:10 [drm:drm_atomic_check_only [drm]] checking 0000000029ae37e0
>Nov 08 18:17:10 [drm:drm_atomic_commit [drm]] committing 0000000029ae37e0
>Nov 08 18:17:10 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000029ae37e0
>Nov 08 18:17:10 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000029ae37e0
>Nov 08 18:17:10 [drm:intel_backlight_device_get_brightness [i915]] get backlight PWM = 1388
>Nov 08 18:17:10 [drm:gen8_de_irq_handler [i915]] hotplug event received, stat 0x01000000, dig 0x11101010, pins 0x00000010, long 0x00000000
>Nov 08 18:17:10 [drm:intel_hpd_irq_handler [i915]] digital hpd port A - short
>Nov 08 18:17:10 [drm:intel_dp_hpd_pulse [i915]] got hpd irq on port A - short
>Nov 08 18:17:10 [drm:intel_dp_read_dpcd [i915]] DPCD: 11 0a 84 41 00 00 01 80 02 00 00 00 0f 0b 00
>Nov 08 18:17:10 [drm:intel_psr_short_pulse [i915]] DP_PSR_STATUS: 0x0
>Nov 08 18:17:10 [drm:intel_psr_short_pulse [i915]] DP_PSR_ERROR_STATUS: 0x0
>Nov 08 18:17:10 [drm:intel_psr_short_pulse [i915]] link_status[0]=0x33
>Nov 08 18:17:10 [drm:intel_psr_short_pulse [i915]] link_status[1]=0x33
>Nov 08 18:17:10 [drm:intel_psr_short_pulse [i915]] link_status[2]=0x80
>Nov 08 18:17:10 [drm:intel_psr_short_pulse [i915]] link_status[3]=0x0
>Nov 08 18:17:10 [drm:intel_psr_short_pulse [i915]] link_status[4]=0x0
>Nov 08 18:17:10 [drm:intel_psr_short_pulse [i915]] link_status[5]=0x0
>Nov 08 18:17:11 bridge: filtering via arp/ip/ip6tables is no longer available by default. Update your scripts to load br_netfilter if you need this.
>Nov 08 18:17:11 tun: Universal TUN/TAP device driver, 1.6
>Nov 08 18:17:11 virbr0: port 1(virbr0-nic) entered blocking state
>Nov 08 18:17:11 virbr0: port 1(virbr0-nic) entered disabled state
>Nov 08 18:17:11 device virbr0-nic entered promiscuous mode
>Nov 08 18:17:11 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000ce4d9055
>Nov 08 18:17:11 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:42:cursor A] 000000005a8b4ad8 state to 00000000ce4d9055
>Nov 08 18:17:11 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000ea57fbfc state to 00000000ce4d9055
>Nov 08 18:17:11 [drm:drm_atomic_set_crtc_for_plane [drm]] Link [PLANE:42:cursor A] state 000000005a8b4ad8 to [CRTC:45:pipe A]
>Nov 08 18:17:11 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000005a8b4ad8
>Nov 08 18:17:11 [drm:drm_atomic_check_only [drm]] checking 00000000ce4d9055
>Nov 08 18:17:11 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:11 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 0 -> 1, off 0, on 1, ms 0
>Nov 08 18:17:11 [drm:drm_atomic_commit [drm]] committing 00000000ce4d9055
>Nov 08 18:17:11 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000e807a65a
>Nov 08 18:17:11 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:11 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:11 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000ce4d9055
>Nov 08 18:17:11 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000ce4d9055
>Nov 08 18:17:11 virbr0: port 1(virbr0-nic) entered blocking state
>Nov 08 18:17:11 virbr0: port 1(virbr0-nic) entered listening state
>Nov 08 18:17:11 virbr0: port 1(virbr0-nic) entered disabled state
>Nov 08 18:17:11 [drm:gen8_de_irq_handler [i915]] hotplug event received, stat 0x01000000, dig 0x11101010, pins 0x00000010, long 0x00000000
>Nov 08 18:17:11 [drm:intel_hpd_irq_handler [i915]] digital hpd port A - short
>Nov 08 18:17:11 [drm:intel_dp_hpd_pulse [i915]] got hpd irq on port A - short
>Nov 08 18:17:11 [drm:intel_dp_read_dpcd [i915]] DPCD: 11 0a 84 41 00 00 01 80 02 00 00 00 0f 0b 00
>Nov 08 18:17:11 [drm:intel_psr_short_pulse [i915]] DP_PSR_STATUS: 0x0
>Nov 08 18:17:11 [drm:intel_psr_short_pulse [i915]] DP_PSR_ERROR_STATUS: 0x0
>Nov 08 18:17:11 [drm:intel_psr_short_pulse [i915]] link_status[0]=0x33
>Nov 08 18:17:11 [drm:intel_psr_short_pulse [i915]] link_status[1]=0x33
>Nov 08 18:17:11 [drm:intel_psr_short_pulse [i915]] link_status[2]=0x80
>Nov 08 18:17:11 [drm:intel_psr_short_pulse [i915]] link_status[3]=0x0
>Nov 08 18:17:11 [drm:intel_psr_short_pulse [i915]] link_status[4]=0x0
>Nov 08 18:17:11 [drm:intel_psr_short_pulse [i915]] link_status[5]=0x0
>Nov 08 18:17:13 IPv6: ADDRCONF(NETDEV_UP): wlp0s20f0u11: link is not ready
>Nov 08 18:17:13 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000af783936
>Nov 08 18:17:13 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:13 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:13 [drm:drm_mode_addfb2 [drm]] [FB:118]
>Nov 08 18:17:13 [drm:drm_mode_setcrtc [drm]] [CRTC:45:pipe A]
>Nov 08 18:17:13 [drm:drm_mode_setcrtc [drm]] [CONNECTOR:83:eDP-1]
>Nov 08 18:17:13 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000b63f3b75
>Nov 08 18:17:13 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000008526db3a state to 00000000b63f3b75
>Nov 08 18:17:13 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000d1365ff2 state to 00000000b63f3b75
>Nov 08 18:17:13 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [MODE:2880x1800] for [CRTC:45:pipe A] state 000000008526db3a
>Nov 08 18:17:13 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:118] for [PLANE:28:plane 1A] state 00000000d1365ff2
>Nov 08 18:17:13 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:45:pipe A] to 00000000b63f3b75
>Nov 08 18:17:13 [drm:drm_atomic_get_connector_state [drm]] Added [CONNECTOR:83:eDP-1] 00000000eb2ffc63 state to 00000000b63f3b75
>Nov 08 18:17:13 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 00000000eb2ffc63 to [NOCRTC]
>Nov 08 18:17:13 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 00000000eb2ffc63 to [CRTC:45:pipe A]
>Nov 08 18:17:13 [drm:drm_atomic_check_only [drm]] checking 00000000b63f3b75
>Nov 08 18:17:13 [drm:drm_atomic_helper_check_modeset [drm_kms_helper]] Updating routing for [CONNECTOR:83:eDP-1]
>Nov 08 18:17:13 [drm:drm_atomic_helper_check_modeset [drm_kms_helper]] [CONNECTOR:83:eDP-1] keeps [ENCODER:82:DDI A], now on [CRTC:45:pipe A]
>Nov 08 18:17:13 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 118
>Nov 08 18:17:13 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:13 [drm:drm_atomic_commit [drm]] committing 00000000b63f3b75
>Nov 08 18:17:13 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000b63f3b75
>Nov 08 18:17:13 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000b63f3b75
>Nov 08 18:17:13 [drm:drm_atomic_state_init [drm]] Allocated atomic state 000000002ec5c89d
>Nov 08 18:17:13 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000fd827918 state to 000000002ec5c89d
>Nov 08 18:17:13 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000c9a0c7a4 state to 000000002ec5c89d
>Nov 08 18:17:13 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:118] for [PLANE:28:plane 1A] state 00000000c9a0c7a4
>Nov 08 18:17:13 [drm:drm_atomic_check_only [drm]] checking 000000002ec5c89d
>Nov 08 18:17:13 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 118
>Nov 08 18:17:13 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:13 [drm:drm_atomic_nonblocking_commit [drm]] committing 000000002ec5c89d nonblocking
>Nov 08 18:17:13 [drm:drm_mode_setcrtc [drm]] [CRTC:63:pipe B]
>Nov 08 18:17:13 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000f80eb171
>Nov 08 18:17:13 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:63:pipe B] 00000000f51004b9 state to 00000000f80eb171
>Nov 08 18:17:13 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:46:plane 1B] 0000000092e3340b state to 00000000f80eb171
>Nov 08 18:17:13 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [NOMODE] for [CRTC:63:pipe B] state 00000000f51004b9
>Nov 08 18:17:13 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:46:plane 1B] state 0000000092e3340b
>Nov 08 18:17:13 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:63:pipe B] to 00000000f80eb171
>Nov 08 18:17:13 [drm:drm_atomic_check_only [drm]] checking 00000000f80eb171
>Nov 08 18:17:13 [drm:drm_atomic_commit [drm]] committing 00000000f80eb171
>Nov 08 18:17:13 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000f80eb171
>Nov 08 18:17:13 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000f80eb171
>Nov 08 18:17:13 [drm:drm_mode_setcrtc [drm]] [CRTC:81:pipe C]
>Nov 08 18:17:13 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000f80eb171
>Nov 08 18:17:13 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:81:pipe C] 00000000c0e7f5ed state to 00000000f80eb171
>Nov 08 18:17:13 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:64:plane 1C] 00000000eec7be02 state to 00000000f80eb171
>Nov 08 18:17:13 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [NOMODE] for [CRTC:81:pipe C] state 00000000c0e7f5ed
>Nov 08 18:17:13 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:64:plane 1C] state 00000000eec7be02
>Nov 08 18:17:13 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:81:pipe C] to 00000000f80eb171
>Nov 08 18:17:13 [drm:drm_atomic_check_only [drm]] checking 00000000f80eb171
>Nov 08 18:17:13 [drm:drm_atomic_commit [drm]] committing 00000000f80eb171
>Nov 08 18:17:13 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000f80eb171
>Nov 08 18:17:13 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000f80eb171
>Nov 08 18:17:13 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 000000002ec5c89d
>Nov 08 18:17:13 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 000000002ec5c89d
>Nov 08 18:17:13 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000f80eb171
>Nov 08 18:17:13 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000001f690413 state to 00000000f80eb171
>Nov 08 18:17:13 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:45:pipe A] to 00000000f80eb171
>Nov 08 18:17:13 [drm:drm_atomic_get_connector_state [drm]] Added [CONNECTOR:83:eDP-1] 00000000f3a61506 state to 00000000f80eb171
>Nov 08 18:17:13 [drm:drm_atomic_check_only [drm]] checking 00000000f80eb171
>Nov 08 18:17:13 [drm:drm_atomic_helper_check_modeset [drm_kms_helper]] Updating routing for [CONNECTOR:83:eDP-1]
>Nov 08 18:17:13 [drm:drm_atomic_helper_check_modeset [drm_kms_helper]] [CONNECTOR:83:eDP-1] keeps [ENCODER:82:DDI A], now on [CRTC:45:pipe A]
>Nov 08 18:17:13 [drm:drm_atomic_commit [drm]] committing 00000000f80eb171
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000f80eb171
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000f80eb171
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000002aa5770e
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000dae9b2b8
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000079ae2ac1 state to 00000000dae9b2b8
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 000000004a0ea52b state to 00000000dae9b2b8
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 000000004a0ea52b
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 00000000dae9b2b8
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000dae9b2b8 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000dae9b2b8
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000dae9b2b8
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:118]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000010b907bb
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000829ece18 state to 0000000010b907bb
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000d921ca09 state to 0000000010b907bb
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:118] for [PLANE:28:plane 1A] state 00000000d921ca09
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 0000000010b907bb
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 118
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000010b907bb nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000010b907bb
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000010b907bb
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000082fca4c7
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000c8a34cd9 state to 0000000082fca4c7
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000b1433320 state to 0000000082fca4c7
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 00000000b1433320
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 0000000082fca4c7
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000082fca4c7 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000082fca4c7
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000082fca4c7
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:118]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000e4872e24
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000008526db3a state to 00000000e4872e24
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000beaa88b3 state to 00000000e4872e24
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:118] for [PLANE:28:plane 1A] state 00000000beaa88b3
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 00000000e4872e24
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 118
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000e4872e24 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000e4872e24
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000e4872e24
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000cce0851f state to 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000ee35cf07 state to 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 00000000ee35cf07
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 00000000f6b88422
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000f6b88422 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000e4872e24 state to 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_commit [drm]] committing 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:118]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000cce0851f state to 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 0000000067de3b16 state to 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:118] for [PLANE:28:plane 1A] state 0000000067de3b16
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 00000000259dfc01
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 118
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000259dfc01 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000e4872e24 state to 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000e6cda5ba state to 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 00000000e6cda5ba
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 00000000259dfc01
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000259dfc01 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:118]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000008526db3a state to 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000fe1a1efd state to 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:118] for [PLANE:28:plane 1A] state 00000000fe1a1efd
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 00000000f6b88422
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 118
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000f6b88422 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000e4872e24 state to 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 0000000023b73e20 state to 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 0000000023b73e20
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 00000000f6b88422
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000f6b88422 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:118]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000cce0851f state to 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000498bff25 state to 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:118] for [PLANE:28:plane 1A] state 00000000498bff25
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 00000000259dfc01
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 118
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000259dfc01 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000e4872e24 state to 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 0000000023b73e20 state to 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 0000000023b73e20
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 00000000259dfc01
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000259dfc01 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:118]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000008526db3a state to 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000fe1a1efd state to 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:118] for [PLANE:28:plane 1A] state 00000000fe1a1efd
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 00000000f6b88422
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 118
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000f6b88422 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000cce0851f state to 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000e6cda5ba state to 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 00000000e6cda5ba
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 00000000259dfc01
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000259dfc01 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:118]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000e4872e24 state to 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 0000000067de3b16 state to 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:118] for [PLANE:28:plane 1A] state 0000000067de3b16
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 00000000f6b88422
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 118
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000f6b88422 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000cce0851f state to 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000ee35cf07 state to 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 00000000ee35cf07
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 00000000f6b88422
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000f6b88422 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:118]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000008526db3a state to 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000141ee645 state to 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:118] for [PLANE:28:plane 1A] state 00000000141ee645
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 00000000259dfc01
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 118
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000259dfc01 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000cce0851f state to 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 000000001c4b4336 state to 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 000000001c4b4336
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 00000000259dfc01
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000259dfc01 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:118]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000e4872e24 state to 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000af783936 state to 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:118] for [PLANE:28:plane 1A] state 00000000af783936
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 00000000f6b88422
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 118
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000f6b88422 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000cce0851f state to 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000374b8c75 state to 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 00000000374b8c75
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 00000000f6b88422
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000f6b88422 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:118]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000008526db3a state to 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000f3e4dc70 state to 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:118] for [PLANE:28:plane 1A] state 00000000f3e4dc70
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 00000000259dfc01
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 118
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000259dfc01 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000cce0851f state to 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000bf16b1ce state to 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 00000000bf16b1ce
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 00000000259dfc01
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000259dfc01 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:118]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000e4872e24 state to 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000d1365ff2 state to 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:118] for [PLANE:28:plane 1A] state 00000000d1365ff2
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 00000000f6b88422
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 118
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000f6b88422 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000cce0851f state to 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 0000000001bb71b7 state to 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 0000000001bb71b7
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 00000000f6b88422
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000f6b88422 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:118]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000008526db3a state to 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000beaa88b3 state to 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:118] for [PLANE:28:plane 1A] state 00000000beaa88b3
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 00000000259dfc01
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 118
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000259dfc01 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000cce0851f state to 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000e9da76a1 state to 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 00000000e9da76a1
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 00000000259dfc01
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000259dfc01 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000259dfc01
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:118]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000e4872e24 state to 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 0000000067de3b16 state to 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:118] for [PLANE:28:plane 1A] state 0000000067de3b16
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 00000000f6b88422
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 118
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000f6b88422 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000f6b88422
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000865488a4
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000000efd60f5 state to 00000000865488a4
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 000000005a8b4ad8 state to 00000000865488a4
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 000000005a8b4ad8
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 00000000865488a4
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000865488a4 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000dfee9279
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000865488a4
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000865488a4
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000dfee9279
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000dfee9279
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000dfee9279
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000dfee9279
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000dfee9279
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000e358a0a7
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000dfee9279
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000c3111705 state to 00000000dfee9279
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 0000000009017a3e state to 00000000dfee9279
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 0000000009017a3e
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 00000000dfee9279
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000dfee9279 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000dfee9279
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000dfee9279
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000069c53a53
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000069c53a53
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000069c53a53
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000069c53a53
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000001bb37636 state to 0000000069c53a53
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000fdec86fb state to 0000000069c53a53
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 00000000fdec86fb
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 0000000069c53a53
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000069c53a53 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000069c53a53
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000069c53a53
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000f8dd31e9
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000030f520c0 state to 00000000f8dd31e9
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000b1e6ba39 state to 00000000f8dd31e9
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 00000000b1e6ba39
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 00000000f8dd31e9
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000f8dd31e9 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000f8dd31e9
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000f8dd31e9
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000f3e7b583
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000699d99d9 state to 00000000f3e7b583
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000fdec86fb state to 00000000f3e7b583
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 00000000fdec86fb
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 00000000f3e7b583
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000f3e7b583 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000f3e7b583
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 000000001409acfe
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 000000001409acfe
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 000000001409acfe
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 000000001409acfe
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000f3e7b583
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 000000001409acfe
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 000000001409acfe
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 000000001409acfe
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000003c0be76 state to 000000001409acfe
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 0000000009017a3e state to 000000001409acfe
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 0000000009017a3e
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 000000001409acfe
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 000000001409acfe nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 000000001409acfe
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 000000001409acfe
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000e15cb3a6
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000b90baaa5 state to 00000000e15cb3a6
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 000000005a8b4ad8 state to 00000000e15cb3a6
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 000000005a8b4ad8
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 00000000e15cb3a6
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000e15cb3a6 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000e15cb3a6
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000e15cb3a6
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000473d8f7c
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000e15cb3a6 state to 00000000473d8f7c
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000d8f55809 state to 00000000473d8f7c
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 00000000d8f55809
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 00000000473d8f7c
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000473d8f7c nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000473d8f7c
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000473d8f7c
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000003c0be76
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000001409acfe state to 0000000003c0be76
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000c042bd2b state to 0000000003c0be76
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 00000000c042bd2b
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 0000000003c0be76
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000003c0be76 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000003c0be76
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000003c0be76
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000699d99d9
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000f3e7b583 state to 00000000699d99d9
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000dc2fdced state to 00000000699d99d9
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 00000000dc2fdced
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 00000000699d99d9
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000699d99d9 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000699d99d9
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000699d99d9
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000030f520c0
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000f8dd31e9 state to 0000000030f520c0
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 0000000047d15e89 state to 0000000030f520c0
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 0000000047d15e89
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 0000000030f520c0
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000030f520c0 nonblocking
>Nov 08 18:17:14 [drm:edp_panel_vdd_off_sync [i915]] Turning eDP port A VDD off
>Nov 08 18:17:14 [drm:edp_panel_vdd_off_sync [i915]] PP_STATUS: 0x80000008 PP_CONTROL: 0x00000007
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000030f520c0
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 000000001bb37636
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 000000001bb37636
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000030f520c0
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 000000001bb37636
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 000000001bb37636
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 000000001bb37636
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 000000001bb37636
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 000000001bb37636
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000069c53a53 state to 000000001bb37636
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 0000000014b28eb3 state to 000000001bb37636
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 0000000014b28eb3
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 000000001bb37636
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 000000001bb37636 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 000000001bb37636
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000c3111705
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000c3111705
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 000000001bb37636
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000c3111705
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000c3111705
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000c3111705
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000c3111705
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000c3111705
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000dfee9279 state to 00000000c3111705
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000e807a65a state to 00000000c3111705
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 00000000e807a65a
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 00000000c3111705
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000c3111705 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000c3111705
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000865488a4
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000865488a4
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000c3111705
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000865488a4
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000865488a4
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000c3111705 state to 00000000865488a4
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 000000003feaf1d5 state to 00000000865488a4
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 000000003feaf1d5
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 00000000865488a4
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000865488a4 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000865488a4
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000865488a4
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000069c53a53
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000001bb37636 state to 0000000069c53a53
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 000000007c6917e0 state to 0000000069c53a53
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 000000007c6917e0
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 0000000069c53a53
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000069c53a53 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000069c53a53
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000f8dd31e9
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000f8dd31e9
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000f8dd31e9
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000f8dd31e9
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000069c53a53
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000f8dd31e9
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000f8dd31e9
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000f8dd31e9
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000030f520c0 state to 00000000f8dd31e9
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 000000006712edd2 state to 00000000f8dd31e9
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 000000006712edd2
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 00000000f8dd31e9
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000f8dd31e9 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000f8dd31e9
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000f8dd31e9
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000f3e7b583
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000699d99d9 state to 00000000f3e7b583
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000453687c7 state to 00000000f3e7b583
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 00000000453687c7
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 00000000f3e7b583
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000f3e7b583 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000f3e7b583
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000f3e7b583
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 000000001409acfe
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000003c0be76 state to 000000001409acfe
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000ce683188 state to 000000001409acfe
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 00000000ce683188
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 000000001409acfe
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 000000001409acfe nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 000000001409acfe
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000e15cb3a6
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000e15cb3a6
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000e15cb3a6
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 000000001409acfe
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000e15cb3a6
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000e15cb3a6
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000e15cb3a6
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000e15cb3a6
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000473d8f7c state to 00000000e15cb3a6
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 0000000093f655af state to 00000000e15cb3a6
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 0000000093f655af
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 00000000e15cb3a6
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000e15cb3a6 nonblocking
>Nov 08 18:17:14 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000e15cb3a6
>Nov 08 18:17:14 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000e15cb3a6
>Nov 08 18:17:14 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:14 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000b90baaa5
>Nov 08 18:17:14 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000e15cb3a6 state to 00000000b90baaa5
>Nov 08 18:17:14 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 000000007e6a859a state to 00000000b90baaa5
>Nov 08 18:17:14 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 000000007e6a859a
>Nov 08 18:17:14 [drm:drm_atomic_check_only [drm]] checking 00000000b90baaa5
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:14 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:14 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000b90baaa5 nonblocking
>Nov 08 18:17:15 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000b90baaa5
>Nov 08 18:17:15 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000b90baaa5
>Nov 08 18:17:15 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:15 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000003c0be76
>Nov 08 18:17:15 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000001409acfe state to 0000000003c0be76
>Nov 08 18:17:15 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000aa3c9d47 state to 0000000003c0be76
>Nov 08 18:17:15 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 00000000aa3c9d47
>Nov 08 18:17:15 [drm:drm_atomic_check_only [drm]] checking 0000000003c0be76
>Nov 08 18:17:15 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:15 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:15 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000003c0be76 nonblocking
>Nov 08 18:17:15 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000003c0be76
>Nov 08 18:17:15 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000699d99d9
>Nov 08 18:17:15 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000699d99d9
>Nov 08 18:17:15 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000699d99d9
>Nov 08 18:17:15 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000003c0be76
>Nov 08 18:17:15 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000699d99d9
>Nov 08 18:17:15 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000699d99d9
>Nov 08 18:17:15 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000699d99d9
>Nov 08 18:17:15 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:15 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000699d99d9
>Nov 08 18:17:15 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000f3e7b583 state to 00000000699d99d9
>Nov 08 18:17:15 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 0000000086923c4d state to 00000000699d99d9
>Nov 08 18:17:15 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 0000000086923c4d
>Nov 08 18:17:15 [drm:drm_atomic_check_only [drm]] checking 00000000699d99d9
>Nov 08 18:17:15 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:15 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:15 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000699d99d9 nonblocking
>Nov 08 18:17:15 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000699d99d9
>Nov 08 18:17:15 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000699d99d9
>Nov 08 18:17:15 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:15 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000030f520c0
>Nov 08 18:17:15 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000f8dd31e9 state to 0000000030f520c0
>Nov 08 18:17:15 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000a26574ba state to 0000000030f520c0
>Nov 08 18:17:15 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 00000000a26574ba
>Nov 08 18:17:15 [drm:drm_atomic_check_only [drm]] checking 0000000030f520c0
>Nov 08 18:17:15 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:15 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:15 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000030f520c0 nonblocking
>Nov 08 18:17:15 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000030f520c0
>Nov 08 18:17:15 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000030f520c0
>Nov 08 18:17:15 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:15 [drm:drm_atomic_state_init [drm]] Allocated atomic state 000000001bb37636
>Nov 08 18:17:15 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000069c53a53 state to 000000001bb37636
>Nov 08 18:17:15 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000a879c1fb state to 000000001bb37636
>Nov 08 18:17:15 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 00000000a879c1fb
>Nov 08 18:17:15 [drm:drm_atomic_check_only [drm]] checking 000000001bb37636
>Nov 08 18:17:15 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:15 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:15 [drm:drm_atomic_nonblocking_commit [drm]] committing 000000001bb37636 nonblocking
>Nov 08 18:17:15 usb 1-11: USB disconnect, device number 2
>Nov 08 18:17:15 WARNING: CPU: 5 PID: 43 at /var/lib/dkms/rtl8812au/5.2.20/build/core/rtw_mlme_ext.c:11844 rtw_mlmeext_disconnect+0x106/0x161 [8812au]
>Nov 08 18:17:15 Modules linked in: xt_CHECKSUM(E) iptable_mangle(E) ipt_MASQUERADE(E) iptable_nat(E) nf_nat_ipv4(E) nf_nat(E) xt_conntrack(E) nf_conntrack(E) nf_defrag_ipv6(E) nf_defrag_ipv4(E) libcrc32c(E) tun(E) bridge(E) stp(E) llc(E) devlink(E) ebtable_filter(E) ebtables(E) ip6table_filter(E) ip6_tables(E) cmac(E) bnep(E) sunrpc(E) nls_utf8(E) hfsplus(E) intel_rapl(E) x86_pkg_temp_thermal(E) intel_powerclamp(E) coretemp(E) kvm_intel(E) applesmc(E) input_polldev(E) kvm(E) brcmfmac(E) irqbypass(E) brcmutil(E) mmc_core(E) intel_cstate(E) intel_uncore(E) intel_rapl_perf(E) 8812au(OE) pcspkr(E) i2c_i801(E) joydev(E) uvcvideo(E) videobuf2_vmalloc(E) hci_uart(E) videobuf2_memops(E) videobuf2_v4l2(E) videobuf2_common(E) btqca(E) btrtl(E) btbcm(E) videodev(E) btintel(E) mei_me(E) mei(E) cfg80211(E) media(E) idma64(E) bluetooth(E) pcc_cpufreq(E) thunderbolt(E) apple_ib_als(OE) industrialio_triggered_buffer(E) kfifo_buf(E) industrialio(E) ecdh_generic(E) rfkill(E) sbs(E) sbshc(E) apple_gmux(E)
>Nov 08 18:17:15  apple_bl(E) dm_crypt(E) i915(E) spi_pxa2xx_platform(E) crct10dif_pclmul(E) crc32_pclmul(E) apple_ib_tb(OE) crc32c_intel(E) i2c_algo_bit(E) drm_kms_helper(E) drm(E) ghash_clmulni_intel(E) nvme(E) nvme_core(E) intel_lpss_pci(E) intel_lpss(E) apple_ibridge(OE) applespi(OE) video(E)
>Nov 08 18:17:15 CPU: 5 PID: 43 Comm: kworker/5:0 Tainted: G        W  OE     4.20.0-rc1-drm #18
>Nov 08 18:17:15 Hardware name: Apple Inc. MacBookPro13,3/Mac-A5C67F76ED83108C, BIOS MBP133.88Z.0247.B00.1806261159 06/26/2018
>Nov 08 18:17:15 Workqueue: usb_hub_wq hub_event
>Nov 08 18:17:15 RIP: 0010:rtw_mlmeext_disconnect+0x106/0x161 [8812au]
>Nov 08 18:17:15 Code: 40 e8 c6 83 a2 07 00 00 00 c7 83 a4 07 00 00 00 00 00 00 48 8b 44 24 08 65 48 33 04 25 28 00 00 00 75 5d 48 83 c4 10 5b 5d c3 <0f> 0b e9 39 ff ff ff c6 44 24 04 00 48 8d 54 24 04 be 59 00 00 00
>Nov 08 18:17:15 RSP: 0018:ffffa5fc01a73980 EFLAGS: 00010206
>Nov 08 18:17:15 RAX: 0000000000000800 RBX: ffffa5fc0265d000 RCX: 0000000000000000
>Nov 08 18:17:15 RDX: 0000000000000004 RSI: ffff96a417206bd0 RDI: ffffa5fc0265d000
>Nov 08 18:17:15 RBP: ffffa5fc0265ddce R08: ffff96a42e7e5f60 R09: ffff96a417206bd0
>Nov 08 18:17:15 R10: 0000000000000000 R11: ffff96a42b4a4000 R12: 0000000000000001
>Nov 08 18:17:15 R13: ffffa5fc0265d000 R14: 0000000000000001 R15: dead000000000100
>Nov 08 18:17:15 FS:  0000000000000000(0000) GS:ffff96a42e600000(0000) knlGS:0000000000000000
>Nov 08 18:17:15 CS:  0010 DS: 0000 ES: 0000 CR0: 0000000080050033
>Nov 08 18:17:15 CR2: 000055cf70b82328 CR3: 00000002c5612005 CR4: 00000000003606e0
>Nov 08 18:17:15 DR0: 0000000000000000 DR1: 0000000000000000 DR2: 0000000000000000
>Nov 08 18:17:15 DR3: 0000000000000000 DR6: 00000000fffe0ff0 DR7: 0000000000000400
>Nov 08 18:17:15 Call Trace:
>Nov 08 18:17:15  disconnect_hdl+0x4d/0xd0 [8812au]
>Nov 08 18:17:15  ? _rtw_malloc+0x29/0x2a [8812au]
>Nov 08 18:17:15  rtw_disassoc_cmd+0x52/0x171 [8812au]
>Nov 08 18:17:15  ? fq_codel_reset+0x9f/0xd0
>Nov 08 18:17:15  ? qdisc_reset+0x1e/0xe0
>Nov 08 18:17:15  netdev_close+0x56/0xd2 [8812au]
>Nov 08 18:17:15  __dev_close_many+0xb4/0x130
>Nov 08 18:17:15  dev_close_many+0x9f/0x160
>Nov 08 18:17:15  rollback_registered_many+0x14a/0x570
>Nov 08 18:17:15  rollback_registered+0x56/0x90
>Nov 08 18:17:15  unregister_netdevice_queue+0x73/0xb0
>Nov 08 18:17:15  unregister_netdev+0x18/0x20
>Nov 08 18:17:15  rtw_os_ndev_unregister+0x5c/0xb2 [8812au]
>Nov 08 18:17:15  rtw_os_ndevs_unregister+0x23/0x2d [8812au]
>Nov 08 18:17:15  rtw_dev_remove+0x24/0x9f [8812au]
>Nov 08 18:17:15  usb_unbind_interface+0x78/0x2e0
>Nov 08 18:17:15  device_release_driver_internal+0x188/0x250
>Nov 08 18:17:15  bus_remove_device+0xfc/0x170
>Nov 08 18:17:15  device_del+0x145/0x360
>Nov 08 18:17:15  usb_disable_device+0x93/0x250
>Nov 08 18:17:15  usb_disconnect+0xc5/0x2b0
>Nov 08 18:17:15  hub_event+0xd6d/0x1630
>Nov 08 18:17:15  ? kill_something_info+0x1/0x220
>Nov 08 18:17:15  process_one_work+0x24c/0x5f0
>Nov 08 18:17:15  worker_thread+0x3c/0x390
>Nov 08 18:17:15  ? drain_workqueue+0x180/0x180
>Nov 08 18:17:15  kthread+0x120/0x140
>Nov 08 18:17:15  ? kthread_park+0x80/0x80
>Nov 08 18:17:15  ret_from_fork+0x3a/0x50
>Nov 08 18:17:15 irq event stamp: 16172
>Nov 08 18:17:15 hardirqs last  enabled at (16171): [<ffffffffa9a6e829>] _raw_spin_unlock_irq+0x29/0x40
>Nov 08 18:17:15 hardirqs last disabled at (16172): [<ffffffffa9a6611b>] __schedule+0xbb/0xb30
>Nov 08 18:17:15 softirqs last  enabled at (14594): [<ffffffffa94fff54>] rht_deferred_worker+0x514/0x830
>Nov 08 18:17:15 softirqs last disabled at (14592): [<ffffffffa94ffb85>] rht_deferred_worker+0x145/0x830
>Nov 08 18:17:15 WARNING: CPU: 5 PID: 43 at /var/lib/dkms/rtl8812au/5.2.20/build/core/rtw_mlme_ext.c:11844 rtw_mlmeext_disconnect+0x106/0x161 [8812au]
>Nov 08 18:17:15 ---[ end trace 25b06a44c08de7b0 ]---
>Nov 08 18:17:15 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 000000001bb37636
>Nov 08 18:17:15 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000c3111705
>Nov 08 18:17:15 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000c3111705
>Nov 08 18:17:15 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 000000001bb37636
>Nov 08 18:17:15 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000c3111705
>Nov 08 18:17:15 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:15 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000c3111705
>Nov 08 18:17:15 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000865488a4 state to 00000000c3111705
>Nov 08 18:17:15 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 000000004887e2c1 state to 00000000c3111705
>Nov 08 18:17:15 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 000000004887e2c1
>Nov 08 18:17:15 [drm:drm_atomic_check_only [drm]] checking 00000000c3111705
>Nov 08 18:17:15 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:15 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:15 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000c3111705 nonblocking
>Nov 08 18:17:15 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000c3111705
>Nov 08 18:17:15 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000c3111705
>Nov 08 18:17:15 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:15 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000dfee9279
>Nov 08 18:17:15 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000c3111705 state to 00000000dfee9279
>Nov 08 18:17:15 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000dc2fdced state to 00000000dfee9279
>Nov 08 18:17:15 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 00000000dc2fdced
>Nov 08 18:17:15 [drm:drm_atomic_check_only [drm]] checking 00000000dfee9279
>Nov 08 18:17:15 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:15 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:15 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000dfee9279 nonblocking
>Nov 08 18:17:15 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000dfee9279
>Nov 08 18:17:15 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000dfee9279
>Nov 08 18:17:15 usb 1-11: new high-speed USB device number 4 using xhci_hcd
>Nov 08 18:17:15 [drm:gen8_de_irq_handler [i915]] hotplug event received, stat 0x01000000, dig 0x11101010, pins 0x00000010, long 0x00000000
>Nov 08 18:17:15 [drm:intel_hpd_irq_handler [i915]] digital hpd port A - short
>Nov 08 18:17:15 [drm:intel_dp_hpd_pulse [i915]] got hpd irq on port A - short
>Nov 08 18:17:15 [drm:edp_panel_vdd_on [i915]] Turning eDP port A VDD on
>Nov 08 18:17:15 [drm:edp_panel_vdd_on [i915]] PP_STATUS: 0x80000008 PP_CONTROL: 0x0000000f
>Nov 08 18:17:15 [drm:intel_dp_read_dpcd [i915]] DPCD: 11 0a 84 41 00 00 01 80 02 00 00 00 0f 0b 00
>Nov 08 18:17:15 [drm:intel_psr_short_pulse [i915]] DP_PSR_STATUS: 0x0
>Nov 08 18:17:15 [drm:intel_psr_short_pulse [i915]] DP_PSR_ERROR_STATUS: 0x0
>Nov 08 18:17:15 [drm:intel_psr_short_pulse [i915]] link_status[0]=0x33
>Nov 08 18:17:15 [drm:intel_psr_short_pulse [i915]] link_status[1]=0x33
>Nov 08 18:17:15 [drm:intel_psr_short_pulse [i915]] link_status[2]=0x80
>Nov 08 18:17:15 [drm:intel_psr_short_pulse [i915]] link_status[3]=0x0
>Nov 08 18:17:15 [drm:intel_psr_short_pulse [i915]] link_status[4]=0x0
>Nov 08 18:17:15 [drm:intel_psr_short_pulse [i915]] link_status[5]=0x0
>Nov 08 18:17:15 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:15 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000dbf45bb2
>Nov 08 18:17:15 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000002183c092 state to 00000000dbf45bb2
>Nov 08 18:17:15 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000708e69e7 state to 00000000dbf45bb2
>Nov 08 18:17:15 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 00000000708e69e7
>Nov 08 18:17:15 [drm:drm_atomic_check_only [drm]] checking 00000000dbf45bb2
>Nov 08 18:17:15 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:15 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:15 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000dbf45bb2 nonblocking
>Nov 08 18:17:15 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000dbf45bb2
>Nov 08 18:17:15 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000dbf45bb2
>Nov 08 18:17:15 usb 1-11: device descriptor read/64, error -71
>Nov 08 18:17:15 [drm:gen8_de_irq_handler [i915]] hotplug event received, stat 0x01000000, dig 0x11101010, pins 0x00000010, long 0x00000000
>Nov 08 18:17:15 [drm:intel_hpd_irq_handler [i915]] digital hpd port A - short
>Nov 08 18:17:15 [drm:intel_dp_hpd_pulse [i915]] got hpd irq on port A - short
>Nov 08 18:17:15 [drm:intel_dp_read_dpcd [i915]] DPCD: 11 0a 84 41 00 00 01 80 02 00 00 00 0f 0b 00
>Nov 08 18:17:15 [drm:intel_psr_short_pulse [i915]] DP_PSR_STATUS: 0x0
>Nov 08 18:17:15 [drm:intel_psr_short_pulse [i915]] DP_PSR_ERROR_STATUS: 0x0
>Nov 08 18:17:15 [drm:intel_psr_short_pulse [i915]] link_status[0]=0x33
>Nov 08 18:17:15 [drm:intel_psr_short_pulse [i915]] link_status[1]=0x33
>Nov 08 18:17:15 [drm:intel_psr_short_pulse [i915]] link_status[2]=0x80
>Nov 08 18:17:15 [drm:intel_psr_short_pulse [i915]] link_status[3]=0x0
>Nov 08 18:17:15 [drm:intel_psr_short_pulse [i915]] link_status[4]=0x0
>Nov 08 18:17:15 [drm:intel_psr_short_pulse [i915]] link_status[5]=0x0
>Nov 08 18:17:15 usb 1-11: New USB device found, idVendor=13b1, idProduct=003f, bcdDevice= 0.00
>Nov 08 18:17:15 usb 1-11: New USB device strings: Mfr=1, Product=2, SerialNumber=3
>Nov 08 18:17:15 usb 1-11: Product: WUSB6300
>Nov 08 18:17:15 usb 1-11: Manufacturer: Linksys
>Nov 08 18:17:15 usb 1-11: SerialNumber: 34
>Nov 08 18:17:16 rtl8812au 1-11:1.0 wlp0s20f0u11: renamed from wlan0
>Nov 08 18:17:16 IPv6: ADDRCONF(NETDEV_UP): wlp0s20f0u11: link is not ready
>Nov 08 18:17:16 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:16 [drm:drm_atomic_state_init [drm]] Allocated atomic state 000000006bb54cfb
>Nov 08 18:17:16 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000273667b6 state to 000000006bb54cfb
>Nov 08 18:17:16 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000376b4c40 state to 000000006bb54cfb
>Nov 08 18:17:16 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 00000000376b4c40
>Nov 08 18:17:16 [drm:drm_atomic_check_only [drm]] checking 000000006bb54cfb
>Nov 08 18:17:16 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:16 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:16 [drm:drm_atomic_nonblocking_commit [drm]] committing 000000006bb54cfb nonblocking
>Nov 08 18:17:16 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 000000006bb54cfb
>Nov 08 18:17:16 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 000000006bb54cfb
>Nov 08 18:17:16 IPv6: ADDRCONF(NETDEV_UP): wlp0s20f0u11: link is not ready
>Nov 08 18:17:16 IPv6: ADDRCONF(NETDEV_UP): wlp0s20f0u11: link is not ready
>Nov 08 18:17:16 IPv6: ADDRCONF(NETDEV_UP): wlp0s20f0u11: link is not ready
>Nov 08 18:17:16 [drm:gen8_de_irq_handler [i915]] hotplug event received, stat 0x01000000, dig 0x11101010, pins 0x00000010, long 0x00000000
>Nov 08 18:17:16 [drm:intel_hpd_irq_handler [i915]] digital hpd port A - short
>Nov 08 18:17:16 [drm:intel_dp_hpd_pulse [i915]] got hpd irq on port A - short
>Nov 08 18:17:16 [drm:intel_dp_read_dpcd [i915]] DPCD: 11 0a 84 41 00 00 01 80 02 00 00 00 0f 0b 00
>Nov 08 18:17:16 [drm:intel_psr_short_pulse [i915]] DP_PSR_STATUS: 0x0
>Nov 08 18:17:16 [drm:intel_psr_short_pulse [i915]] DP_PSR_ERROR_STATUS: 0x0
>Nov 08 18:17:16 [drm:intel_psr_short_pulse [i915]] link_status[0]=0x33
>Nov 08 18:17:16 [drm:intel_psr_short_pulse [i915]] link_status[1]=0x33
>Nov 08 18:17:16 [drm:intel_psr_short_pulse [i915]] link_status[2]=0x80
>Nov 08 18:17:16 [drm:intel_psr_short_pulse [i915]] link_status[3]=0x0
>Nov 08 18:17:16 [drm:intel_psr_short_pulse [i915]] link_status[4]=0x0
>Nov 08 18:17:16 [drm:intel_psr_short_pulse [i915]] link_status[5]=0x0
>Nov 08 18:17:19 [drm:edp_panel_vdd_off_sync [i915]] Turning eDP port A VDD off
>Nov 08 18:17:19 [drm:edp_panel_vdd_off_sync [i915]] PP_STATUS: 0x80000008 PP_CONTROL: 0x00000007
>Nov 08 18:17:19 [drm:intel_power_well_disable [i915]] disabling DC off
>Nov 08 18:17:20 IPv6: ADDRCONF(NETDEV_UP): wlp0s20f0u11: link is not ready
>Nov 08 18:17:20 [drm:intel_power_well_enable [i915]] enabling DC off
>Nov 08 18:17:20 [drm:gen9_set_dc_state [i915]] Setting DC state from 00 to 00
>Nov 08 18:17:20 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:20 [drm:drm_atomic_state_init [drm]] Allocated atomic state 000000005125aef0
>Nov 08 18:17:20 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000019d1dcf3 state to 000000005125aef0
>Nov 08 18:17:20 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000237111cc state to 000000005125aef0
>Nov 08 18:17:20 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 00000000237111cc
>Nov 08 18:17:20 [drm:drm_atomic_check_only [drm]] checking 000000005125aef0
>Nov 08 18:17:20 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:20 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:20 [drm:drm_atomic_nonblocking_commit [drm]] committing 000000005125aef0 nonblocking
>Nov 08 18:17:20 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 000000005125aef0
>Nov 08 18:17:20 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 000000005125aef0
>Nov 08 18:17:20 [drm:gen8_de_irq_handler [i915]] hotplug event received, stat 0x01000000, dig 0x11101010, pins 0x00000010, long 0x00000000
>Nov 08 18:17:20 [drm:intel_hpd_irq_handler [i915]] digital hpd port A - short
>Nov 08 18:17:20 [drm:intel_dp_hpd_pulse [i915]] got hpd irq on port A - short
>Nov 08 18:17:20 [drm:edp_panel_vdd_on [i915]] Turning eDP port A VDD on
>Nov 08 18:17:20 [drm:edp_panel_vdd_on [i915]] PP_STATUS: 0x80000008 PP_CONTROL: 0x0000000f
>Nov 08 18:17:20 [drm:intel_dp_read_dpcd [i915]] DPCD: 11 0a 84 41 00 00 01 80 02 00 00 00 0f 0b 00
>Nov 08 18:17:20 [drm:intel_psr_short_pulse [i915]] DP_PSR_STATUS: 0x0
>Nov 08 18:17:20 [drm:intel_psr_short_pulse [i915]] DP_PSR_ERROR_STATUS: 0x0
>Nov 08 18:17:20 [drm:intel_psr_short_pulse [i915]] link_status[0]=0x33
>Nov 08 18:17:20 [drm:intel_psr_short_pulse [i915]] link_status[1]=0x33
>Nov 08 18:17:20 [drm:intel_psr_short_pulse [i915]] link_status[2]=0x80
>Nov 08 18:17:20 [drm:intel_psr_short_pulse [i915]] link_status[3]=0x0
>Nov 08 18:17:20 [drm:intel_psr_short_pulse [i915]] link_status[4]=0x0
>Nov 08 18:17:20 [drm:intel_psr_short_pulse [i915]] link_status[5]=0x0
>Nov 08 18:17:23 [drm:edp_panel_vdd_off_sync [i915]] Turning eDP port A VDD off
>Nov 08 18:17:23 [drm:edp_panel_vdd_off_sync [i915]] PP_STATUS: 0x80000008 PP_CONTROL: 0x00000007
>Nov 08 18:17:23 [drm:intel_power_well_disable [i915]] disabling DC off
>Nov 08 18:17:24 IPv6: ADDRCONF(NETDEV_CHANGE): wlp0s20f0u11: link becomes ready
>Nov 08 18:17:28 [drm:intel_power_well_enable [i915]] enabling DC off
>Nov 08 18:17:28 [drm:gen9_set_dc_state [i915]] Setting DC state from 00 to 00
>Nov 08 18:17:28 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:28 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000001f329c2
>Nov 08 18:17:28 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000428827cf state to 0000000001f329c2
>Nov 08 18:17:28 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000dc7e6e6c state to 0000000001f329c2
>Nov 08 18:17:28 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 00000000dc7e6e6c
>Nov 08 18:17:28 [drm:drm_atomic_check_only [drm]] checking 0000000001f329c2
>Nov 08 18:17:28 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:28 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:28 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000001f329c2 nonblocking
>Nov 08 18:17:28 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000001f329c2
>Nov 08 18:17:28 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000001f329c2
>Nov 08 18:17:28 [drm:gen8_de_irq_handler [i915]] hotplug event received, stat 0x01000000, dig 0x11101010, pins 0x00000010, long 0x00000000
>Nov 08 18:17:28 [drm:intel_hpd_irq_handler [i915]] digital hpd port A - short
>Nov 08 18:17:28 [drm:intel_dp_hpd_pulse [i915]] got hpd irq on port A - short
>Nov 08 18:17:28 [drm:edp_panel_vdd_on [i915]] Turning eDP port A VDD on
>Nov 08 18:17:28 [drm:edp_panel_vdd_on [i915]] PP_STATUS: 0x80000008 PP_CONTROL: 0x0000000f
>Nov 08 18:17:28 [drm:intel_dp_read_dpcd [i915]] DPCD: 11 0a 84 41 00 00 01 80 02 00 00 00 0f 0b 00
>Nov 08 18:17:28 [drm:intel_psr_short_pulse [i915]] DP_PSR_STATUS: 0x0
>Nov 08 18:17:28 [drm:intel_psr_short_pulse [i915]] DP_PSR_ERROR_STATUS: 0x0
>Nov 08 18:17:28 [drm:intel_psr_short_pulse [i915]] link_status[0]=0x33
>Nov 08 18:17:28 [drm:intel_psr_short_pulse [i915]] link_status[1]=0x33
>Nov 08 18:17:28 [drm:intel_psr_short_pulse [i915]] link_status[2]=0x80
>Nov 08 18:17:28 [drm:intel_psr_short_pulse [i915]] link_status[3]=0x0
>Nov 08 18:17:28 [drm:intel_psr_short_pulse [i915]] link_status[4]=0x0
>Nov 08 18:17:28 [drm:intel_psr_short_pulse [i915]] link_status[5]=0x0
>Nov 08 18:17:29 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:29 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000a17ed5c2
>Nov 08 18:17:29 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000dca36370 state to 00000000a17ed5c2
>Nov 08 18:17:29 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000376b4c40 state to 00000000a17ed5c2
>Nov 08 18:17:29 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 00000000376b4c40
>Nov 08 18:17:29 [drm:drm_atomic_check_only [drm]] checking 00000000a17ed5c2
>Nov 08 18:17:29 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:29 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:29 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000a17ed5c2 nonblocking
>Nov 08 18:17:29 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000a17ed5c2
>Nov 08 18:17:29 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000a17ed5c2
>Nov 08 18:17:29 [drm:gen8_de_irq_handler [i915]] hotplug event received, stat 0x01000000, dig 0x11101010, pins 0x00000010, long 0x00000000
>Nov 08 18:17:29 [drm:intel_hpd_irq_handler [i915]] digital hpd port A - short
>Nov 08 18:17:29 [drm:intel_dp_hpd_pulse [i915]] got hpd irq on port A - short
>Nov 08 18:17:29 [drm:intel_dp_read_dpcd [i915]] DPCD: 11 0a 84 41 00 00 01 80 02 00 00 00 0f 0b 00
>Nov 08 18:17:29 [drm:intel_psr_short_pulse [i915]] DP_PSR_STATUS: 0x0
>Nov 08 18:17:29 [drm:intel_psr_short_pulse [i915]] DP_PSR_ERROR_STATUS: 0x0
>Nov 08 18:17:29 [drm:intel_psr_short_pulse [i915]] link_status[0]=0x33
>Nov 08 18:17:29 [drm:intel_psr_short_pulse [i915]] link_status[1]=0x33
>Nov 08 18:17:29 [drm:intel_psr_short_pulse [i915]] link_status[2]=0x80
>Nov 08 18:17:29 [drm:intel_psr_short_pulse [i915]] link_status[3]=0x0
>Nov 08 18:17:29 [drm:intel_psr_short_pulse [i915]] link_status[4]=0x0
>Nov 08 18:17:29 [drm:intel_psr_short_pulse [i915]] link_status[5]=0x0
>Nov 08 18:17:32 [drm:edp_panel_vdd_off_sync [i915]] Turning eDP port A VDD off
>Nov 08 18:17:32 [drm:edp_panel_vdd_off_sync [i915]] PP_STATUS: 0x80000008 PP_CONTROL: 0x00000007
>Nov 08 18:17:32 [drm:intel_power_well_disable [i915]] disabling DC off
>Nov 08 18:17:33 [drm:intel_power_well_enable [i915]] enabling DC off
>Nov 08 18:17:33 [drm:gen9_set_dc_state [i915]] Setting DC state from 00 to 00
>Nov 08 18:17:33 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:33 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000fb1c9011
>Nov 08 18:17:33 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000b1742864 state to 00000000fb1c9011
>Nov 08 18:17:33 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000a497ae2d state to 00000000fb1c9011
>Nov 08 18:17:33 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 00000000a497ae2d
>Nov 08 18:17:33 [drm:drm_atomic_check_only [drm]] checking 00000000fb1c9011
>Nov 08 18:17:33 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:33 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:33 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000fb1c9011 nonblocking
>Nov 08 18:17:33 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000fb1c9011
>Nov 08 18:17:33 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000fb1c9011
>Nov 08 18:17:33 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:33 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000fb1c9011
>Nov 08 18:17:33 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000003e70027a state to 00000000fb1c9011
>Nov 08 18:17:33 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000af810c6b state to 00000000fb1c9011
>Nov 08 18:17:33 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 00000000af810c6b
>Nov 08 18:17:33 [drm:drm_atomic_check_only [drm]] checking 00000000fb1c9011
>Nov 08 18:17:33 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:33 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:33 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000fb1c9011 nonblocking
>Nov 08 18:17:33 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000fb1c9011
>Nov 08 18:17:33 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000fb1c9011
>Nov 08 18:17:33 [drm:gen8_de_irq_handler [i915]] hotplug event received, stat 0x01000000, dig 0x11101010, pins 0x00000010, long 0x00000000
>Nov 08 18:17:33 [drm:intel_hpd_irq_handler [i915]] digital hpd port A - short
>Nov 08 18:17:33 [drm:intel_dp_hpd_pulse [i915]] got hpd irq on port A - short
>Nov 08 18:17:33 [drm:edp_panel_vdd_on [i915]] Turning eDP port A VDD on
>Nov 08 18:17:33 [drm:edp_panel_vdd_on [i915]] PP_STATUS: 0x80000008 PP_CONTROL: 0x0000000f
>Nov 08 18:17:33 [drm:intel_dp_read_dpcd [i915]] DPCD: 11 0a 84 41 00 00 01 80 02 00 00 00 0f 0b 00
>Nov 08 18:17:33 [drm:intel_psr_short_pulse [i915]] DP_PSR_STATUS: 0x0
>Nov 08 18:17:33 [drm:intel_psr_short_pulse [i915]] DP_PSR_ERROR_STATUS: 0x0
>Nov 08 18:17:33 [drm:intel_psr_short_pulse [i915]] link_status[0]=0x33
>Nov 08 18:17:33 [drm:intel_psr_short_pulse [i915]] link_status[1]=0x33
>Nov 08 18:17:33 [drm:intel_psr_short_pulse [i915]] link_status[2]=0x80
>Nov 08 18:17:33 [drm:intel_psr_short_pulse [i915]] link_status[3]=0x0
>Nov 08 18:17:33 [drm:intel_psr_short_pulse [i915]] link_status[4]=0x0
>Nov 08 18:17:33 [drm:intel_psr_short_pulse [i915]] link_status[5]=0x0
>Nov 08 18:17:36 [drm:edp_panel_vdd_off_sync [i915]] Turning eDP port A VDD off
>Nov 08 18:17:36 [drm:edp_panel_vdd_off_sync [i915]] PP_STATUS: 0x80000008 PP_CONTROL: 0x00000007
>Nov 08 18:17:36 [drm:intel_power_well_disable [i915]] disabling DC off
>Nov 08 18:17:42 [drm:intel_power_well_enable [i915]] enabling DC off
>Nov 08 18:17:42 [drm:gen9_set_dc_state [i915]] Setting DC state from 00 to 00
>Nov 08 18:17:42 [drm:edp_panel_vdd_on [i915]] Turning eDP port A VDD on
>Nov 08 18:17:42 [drm:edp_panel_vdd_on [i915]] PP_STATUS: 0x80000008 PP_CONTROL: 0x0000000f
>Nov 08 18:17:45 [drm:edp_panel_vdd_off_sync [i915]] Turning eDP port A VDD off
>Nov 08 18:17:45 [drm:edp_panel_vdd_off_sync [i915]] PP_STATUS: 0x80000008 PP_CONTROL: 0x00000007
>Nov 08 18:17:45 [drm:intel_power_well_disable [i915]] disabling DC off
>Nov 08 18:17:46 [drm:intel_power_well_enable [i915]] enabling DC off
>Nov 08 18:17:46 [drm:gen9_set_dc_state [i915]] Setting DC state from 00 to 00
>Nov 08 18:17:46 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:46 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000028445a1e
>Nov 08 18:17:46 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000005adc2643 state to 0000000028445a1e
>Nov 08 18:17:46 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 0000000005189eb8 state to 0000000028445a1e
>Nov 08 18:17:46 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 0000000005189eb8
>Nov 08 18:17:46 [drm:drm_atomic_check_only [drm]] checking 0000000028445a1e
>Nov 08 18:17:46 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:46 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:46 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000028445a1e nonblocking
>Nov 08 18:17:46 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000028445a1e
>Nov 08 18:17:46 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000028445a1e
>Nov 08 18:17:46 [drm:gen8_de_irq_handler [i915]] hotplug event received, stat 0x01000000, dig 0x11101010, pins 0x00000010, long 0x00000000
>Nov 08 18:17:46 [drm:intel_hpd_irq_handler [i915]] digital hpd port A - short
>Nov 08 18:17:46 [drm:intel_dp_hpd_pulse [i915]] got hpd irq on port A - short
>Nov 08 18:17:46 [drm:edp_panel_vdd_on [i915]] Turning eDP port A VDD on
>Nov 08 18:17:46 [drm:edp_panel_vdd_on [i915]] PP_STATUS: 0x80000008 PP_CONTROL: 0x0000000f
>Nov 08 18:17:46 [drm:intel_dp_read_dpcd [i915]] DPCD: 11 0a 84 41 00 00 01 80 02 00 00 00 0f 0b 00
>Nov 08 18:17:46 [drm:intel_psr_short_pulse [i915]] DP_PSR_STATUS: 0x0
>Nov 08 18:17:46 [drm:intel_psr_short_pulse [i915]] DP_PSR_ERROR_STATUS: 0x0
>Nov 08 18:17:46 [drm:intel_psr_short_pulse [i915]] link_status[0]=0x33
>Nov 08 18:17:46 [drm:intel_psr_short_pulse [i915]] link_status[1]=0x33
>Nov 08 18:17:46 [drm:intel_psr_short_pulse [i915]] link_status[2]=0x80
>Nov 08 18:17:46 [drm:intel_psr_short_pulse [i915]] link_status[3]=0x0
>Nov 08 18:17:46 [drm:intel_psr_short_pulse [i915]] link_status[4]=0x0
>Nov 08 18:17:46 [drm:intel_psr_short_pulse [i915]] link_status[5]=0x0
>Nov 08 18:17:48 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000896f46a6
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:48 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000b685114a
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:48 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000896f46a6
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:48 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000061ebc09
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:48 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000008e905072
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:48 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000a9649301
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:48 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000008e905072
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:48 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000a9649301
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:48 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000008e905072
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:48 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000a9649301
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:48 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000008e905072
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:48 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000a9649301
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:48 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000008e905072
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:48 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000a9649301
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:48 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000008e905072
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:48 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000a9649301
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:48 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000008e905072
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:48 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000a9649301
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:48 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000008e905072
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:48 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000a9649301
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:48 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000008e905072
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:48 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000a9649301
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:48 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000008e905072
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:48 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000a9649301
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:48 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000008e905072
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:48 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000c6fad9d6
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:48 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000003c8fbe9d
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:48 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000c6fad9d6
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:48 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000003c8fbe9d
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:48 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000c6fad9d6
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:48 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000003c8fbe9d
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:48 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000c6fad9d6
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:48 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000003c8fbe9d
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:48 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000c6fad9d6
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:49 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000428827cf
>Nov 08 18:17:49 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000006a5f300f state to 00000000428827cf
>Nov 08 18:17:49 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000224d7f96 state to 00000000428827cf
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 00000000224d7f96
>Nov 08 18:17:49 [drm:drm_atomic_check_only [drm]] checking 00000000428827cf
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000428827cf nonblocking
>Nov 08 18:17:49 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000428827cf
>Nov 08 18:17:49 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000428827cf
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000007e6a859a
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:49 [drm:drm_atomic_state_init [drm]] Allocated atomic state 000000001409acfe
>Nov 08 18:17:49 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000473d8f7c state to 000000001409acfe
>Nov 08 18:17:49 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 000000005a8b4ad8 state to 000000001409acfe
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 000000005a8b4ad8
>Nov 08 18:17:49 [drm:drm_atomic_check_only [drm]] checking 000000001409acfe
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_nonblocking_commit [drm]] committing 000000001409acfe nonblocking
>Nov 08 18:17:49 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 000000001409acfe
>Nov 08 18:17:49 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 000000001409acfe
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000d8f55809
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000007e6a859a
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000d8f55809
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000007e6a859a
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000d8f55809
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000007e6a859a
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000d8f55809
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000007e6a859a
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000d8f55809
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000007e6a859a
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000d8f55809
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000007e6a859a
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000d8f55809
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000007e6a859a
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:49 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000b90baaa5
>Nov 08 18:17:49 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000001409acfe state to 00000000b90baaa5
>Nov 08 18:17:49 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000e807a65a state to 00000000b90baaa5
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 00000000e807a65a
>Nov 08 18:17:49 [drm:drm_atomic_check_only [drm]] checking 00000000b90baaa5
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000b90baaa5 nonblocking
>Nov 08 18:17:49 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000b90baaa5
>Nov 08 18:17:49 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000022a9e5e4
>Nov 08 18:17:49 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000022a9e5e4
>Nov 08 18:17:49 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000b90baaa5
>Nov 08 18:17:49 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000022a9e5e4
>Nov 08 18:17:49 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000022a9e5e4
>Nov 08 18:17:49 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000022a9e5e4
>Nov 08 18:17:49 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000022a9e5e4
>Nov 08 18:17:49 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:49 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000022a9e5e4
>Nov 08 18:17:49 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000a3f61452 state to 0000000022a9e5e4
>Nov 08 18:17:49 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 000000000c2332d2 state to 0000000022a9e5e4
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 000000000c2332d2
>Nov 08 18:17:49 [drm:drm_atomic_check_only [drm]] checking 0000000022a9e5e4
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000022a9e5e4 nonblocking
>Nov 08 18:17:49 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000022a9e5e4
>Nov 08 18:17:49 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000022a9e5e4
>Nov 08 18:17:49 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:49 [drm:drm_atomic_state_init [drm]] Allocated atomic state 000000003f6ac186
>Nov 08 18:17:49 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000beef30a5 state to 000000003f6ac186
>Nov 08 18:17:49 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 000000003675e2b0 state to 000000003f6ac186
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 000000003675e2b0
>Nov 08 18:17:49 [drm:drm_atomic_check_only [drm]] checking 000000003f6ac186
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_nonblocking_commit [drm]] committing 000000003f6ac186 nonblocking
>Nov 08 18:17:49 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 000000003f6ac186
>Nov 08 18:17:49 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 000000003f6ac186
>Nov 08 18:17:49 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000046cfd30f
>Nov 08 18:17:49 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000046cfd30f
>Nov 08 18:17:49 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000046cfd30f
>Nov 08 18:17:49 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:49 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000046cfd30f
>Nov 08 18:17:49 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000003f6ac186 state to 0000000046cfd30f
>Nov 08 18:17:49 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000a879c1fb state to 0000000046cfd30f
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 00000000a879c1fb
>Nov 08 18:17:49 [drm:drm_atomic_check_only [drm]] checking 0000000046cfd30f
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000046cfd30f nonblocking
>Nov 08 18:17:49 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000046cfd30f
>Nov 08 18:17:49 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000046cfd30f
>Nov 08 18:17:49 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:49 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000a3f61452
>Nov 08 18:17:49 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000046cfd30f state to 00000000a3f61452
>Nov 08 18:17:49 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000c042bd2b state to 00000000a3f61452
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 00000000c042bd2b
>Nov 08 18:17:49 [drm:drm_atomic_check_only [drm]] checking 00000000a3f61452
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000a3f61452 nonblocking
>Nov 08 18:17:49 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000a3f61452
>Nov 08 18:17:49 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000a3f61452
>Nov 08 18:17:49 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:49 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000beef30a5
>Nov 08 18:17:49 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000a3f61452 state to 00000000beef30a5
>Nov 08 18:17:49 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 0000000086923c4d state to 00000000beef30a5
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 0000000086923c4d
>Nov 08 18:17:49 [drm:drm_atomic_check_only [drm]] checking 00000000beef30a5
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000beef30a5 nonblocking
>Nov 08 18:17:49 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000beef30a5
>Nov 08 18:17:49 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000beef30a5
>Nov 08 18:17:49 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:49 [drm:drm_atomic_state_init [drm]] Allocated atomic state 000000003f6ac186
>Nov 08 18:17:49 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000beef30a5 state to 000000003f6ac186
>Nov 08 18:17:49 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 000000007c6917e0 state to 000000003f6ac186
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 000000007c6917e0
>Nov 08 18:17:49 [drm:drm_atomic_check_only [drm]] checking 000000003f6ac186
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_nonblocking_commit [drm]] committing 000000003f6ac186 nonblocking
>Nov 08 18:17:49 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 000000003f6ac186
>Nov 08 18:17:49 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 000000003f6ac186
>Nov 08 18:17:49 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:49 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000046cfd30f
>Nov 08 18:17:49 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000003f6ac186 state to 0000000046cfd30f
>Nov 08 18:17:49 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000ce683188 state to 0000000046cfd30f
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 00000000ce683188
>Nov 08 18:17:49 [drm:drm_atomic_check_only [drm]] checking 0000000046cfd30f
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000046cfd30f nonblocking
>Nov 08 18:17:49 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000046cfd30f
>Nov 08 18:17:49 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000a3f61452
>Nov 08 18:17:49 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000a3f61452
>Nov 08 18:17:49 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000a3f61452
>Nov 08 18:17:49 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000046cfd30f
>Nov 08 18:17:49 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000a3f61452
>Nov 08 18:17:49 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000a3f61452
>Nov 08 18:17:49 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000a3f61452
>Nov 08 18:17:49 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:49 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000a3f61452
>Nov 08 18:17:49 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000046cfd30f state to 00000000a3f61452
>Nov 08 18:17:49 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000fdec86fb state to 00000000a3f61452
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 00000000fdec86fb
>Nov 08 18:17:49 [drm:drm_atomic_check_only [drm]] checking 00000000a3f61452
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000a3f61452 nonblocking
>Nov 08 18:17:49 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000a3f61452
>Nov 08 18:17:49 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000a3f61452
>Nov 08 18:17:49 [drm:edp_panel_vdd_off_sync [i915]] Turning eDP port A VDD off
>Nov 08 18:17:49 [drm:edp_panel_vdd_off_sync [i915]] PP_STATUS: 0x80000008 PP_CONTROL: 0x00000007
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 0000000020d26050
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000007e6a859a
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:49 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000beef30a5
>Nov 08 18:17:49 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000a3f61452 state to 00000000beef30a5
>Nov 08 18:17:49 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000aa3c9d47 state to 00000000beef30a5
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 00000000aa3c9d47
>Nov 08 18:17:49 [drm:drm_atomic_check_only [drm]] checking 00000000beef30a5
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000beef30a5 nonblocking
>Nov 08 18:17:49 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000beef30a5
>Nov 08 18:17:49 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000beef30a5
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000d8f55809
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000007e6a859a
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:49 [drm:drm_atomic_state_init [drm]] Allocated atomic state 000000003f6ac186
>Nov 08 18:17:49 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000beef30a5 state to 000000003f6ac186
>Nov 08 18:17:49 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000a26574ba state to 000000003f6ac186
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 00000000a26574ba
>Nov 08 18:17:49 [drm:drm_atomic_check_only [drm]] checking 000000003f6ac186
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_nonblocking_commit [drm]] committing 000000003f6ac186 nonblocking
>Nov 08 18:17:49 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 000000003f6ac186
>Nov 08 18:17:49 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000046cfd30f
>Nov 08 18:17:49 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000046cfd30f
>Nov 08 18:17:49 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 000000003f6ac186
>Nov 08 18:17:49 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000046cfd30f
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 0000000020d26050
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:49 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000046cfd30f
>Nov 08 18:17:49 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000003f6ac186 state to 0000000046cfd30f
>Nov 08 18:17:49 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000dc2fdced state to 0000000046cfd30f
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 00000000dc2fdced
>Nov 08 18:17:49 [drm:drm_atomic_check_only [drm]] checking 0000000046cfd30f
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000046cfd30f nonblocking
>Nov 08 18:17:49 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000046cfd30f
>Nov 08 18:17:49 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000a3f61452
>Nov 08 18:17:49 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000a3f61452
>Nov 08 18:17:49 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000046cfd30f
>Nov 08 18:17:49 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000a3f61452
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000d8f55809
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 0000000020d26050
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:49 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000a3f61452
>Nov 08 18:17:49 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000046cfd30f state to 00000000a3f61452
>Nov 08 18:17:49 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 0000000047d15e89 state to 00000000a3f61452
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 0000000047d15e89
>Nov 08 18:17:49 [drm:drm_atomic_check_only [drm]] checking 00000000a3f61452
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000a3f61452 nonblocking
>Nov 08 18:17:49 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000a3f61452
>Nov 08 18:17:49 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000beef30a5
>Nov 08 18:17:49 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000beef30a5
>Nov 08 18:17:49 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000beef30a5
>Nov 08 18:17:49 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000beef30a5
>Nov 08 18:17:49 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000a3f61452
>Nov 08 18:17:49 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000beef30a5
>Nov 08 18:17:49 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000beef30a5
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000007e6a859a
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:49 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000beef30a5
>Nov 08 18:17:49 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000a3f61452 state to 00000000beef30a5
>Nov 08 18:17:49 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 000000000c2332d2 state to 00000000beef30a5
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 000000000c2332d2
>Nov 08 18:17:49 [drm:drm_atomic_check_only [drm]] checking 00000000beef30a5
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000beef30a5 nonblocking
>Nov 08 18:17:49 [drm:drm_atomic_state_init [drm]] Allocated atomic state 000000003f6ac186
>Nov 08 18:17:49 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000beef30a5
>Nov 08 18:17:49 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 000000003f6ac186
>Nov 08 18:17:49 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000beef30a5
>Nov 08 18:17:49 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 000000003f6ac186
>Nov 08 18:17:49 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 000000003f6ac186
>Nov 08 18:17:49 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 000000003f6ac186
>Nov 08 18:17:49 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 000000003f6ac186
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000d8f55809
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000007e6a859a
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000d8f55809
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000007e6a859a
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000d8f55809
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000007e6a859a
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000d8f55809
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000007e6a859a
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000d8f55809
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:49 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000007e6a859a
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:49 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000d8f55809
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000007e6a859a
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000d8f55809
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000007e6a859a
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000d8f55809
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000007e6a859a
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000d8f55809
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000007e6a859a
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000d8f55809
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:50 [drm:drm_atomic_state_init [drm]] Allocated atomic state 000000003f6ac186
>Nov 08 18:17:50 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000beef30a5 state to 000000003f6ac186
>Nov 08 18:17:50 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000e807a65a state to 000000003f6ac186
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 00000000e807a65a
>Nov 08 18:17:50 [drm:drm_atomic_check_only [drm]] checking 000000003f6ac186
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_nonblocking_commit [drm]] committing 000000003f6ac186 nonblocking
>Nov 08 18:17:50 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 000000003f6ac186
>Nov 08 18:17:50 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 000000003f6ac186
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 0000000020d26050
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000d8f55809
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 0000000020d26050
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000b685114a
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000008d770fe6
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000b685114a
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000008d770fe6
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000b685114a
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000008d770fe6
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000b685114a
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000008d770fe6
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000b685114a
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000008d770fe6
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:50 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000082fca4c7 state to 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 0000000005189eb8 state to 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 0000000005189eb8
>Nov 08 18:17:50 [drm:drm_atomic_check_only [drm]] checking 0000000028445a1e
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000028445a1e nonblocking
>Nov 08 18:17:50 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000028445a1e
>Nov 08 18:17:50 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:50 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000063ee588c state to 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000ff6b385c state to 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 00000000ff6b385c
>Nov 08 18:17:50 [drm:drm_atomic_check_only [drm]] checking 00000000c8a34cd9
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000c8a34cd9 nonblocking
>Nov 08 18:17:50 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000c8a34cd9
>Nov 08 18:17:50 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:50 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000000d3a62eb state to 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000a70dd29e state to 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 00000000a70dd29e
>Nov 08 18:17:50 [drm:drm_atomic_check_only [drm]] checking 0000000067ca6041
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000067ca6041 nonblocking
>Nov 08 18:17:50 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000067ca6041
>Nov 08 18:17:50 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000896f46a6
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:50 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000082fca4c7 state to 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 0000000058a1dff6 state to 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 0000000058a1dff6
>Nov 08 18:17:50 [drm:drm_atomic_check_only [drm]] checking 00000000c8a34cd9
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000c8a34cd9 nonblocking
>Nov 08 18:17:50 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000c8a34cd9
>Nov 08 18:17:50 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:50 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000005adc2643 state to 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 000000006173e137 state to 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 000000006173e137
>Nov 08 18:17:50 [drm:drm_atomic_check_only [drm]] checking 0000000028445a1e
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000028445a1e nonblocking
>Nov 08 18:17:50 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000028445a1e
>Nov 08 18:17:50 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:50 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000082fca4c7 state to 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000ddf3063e state to 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 00000000ddf3063e
>Nov 08 18:17:50 [drm:drm_atomic_check_only [drm]] checking 0000000028445a1e
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000028445a1e nonblocking
>Nov 08 18:17:50 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000028445a1e
>Nov 08 18:17:50 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:50 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000000d3a62eb state to 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 0000000082b16072 state to 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 0000000082b16072
>Nov 08 18:17:50 [drm:drm_atomic_check_only [drm]] checking 00000000c8a34cd9
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000c8a34cd9 nonblocking
>Nov 08 18:17:50 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000c8a34cd9
>Nov 08 18:17:50 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:50 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000063ee588c state to 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000ddf3063e state to 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 00000000ddf3063e
>Nov 08 18:17:50 [drm:drm_atomic_check_only [drm]] checking 0000000067ca6041
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000067ca6041 nonblocking
>Nov 08 18:17:50 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000067ca6041
>Nov 08 18:17:50 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:50 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000000d3a62eb state to 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 000000006173e137 state to 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 000000006173e137
>Nov 08 18:17:50 [drm:drm_atomic_check_only [drm]] checking 0000000067ca6041
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000067ca6041 nonblocking
>Nov 08 18:17:50 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000067ca6041
>Nov 08 18:17:50 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:50 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000082fca4c7 state to 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 0000000058a1dff6 state to 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 0000000058a1dff6
>Nov 08 18:17:50 [drm:drm_atomic_check_only [drm]] checking 00000000c8a34cd9
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000c8a34cd9 nonblocking
>Nov 08 18:17:50 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000c8a34cd9
>Nov 08 18:17:50 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:50 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000005adc2643 state to 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000a70dd29e state to 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 00000000a70dd29e
>Nov 08 18:17:50 [drm:drm_atomic_check_only [drm]] checking 0000000028445a1e
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000028445a1e nonblocking
>Nov 08 18:17:50 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000028445a1e
>Nov 08 18:17:50 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:50 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000082fca4c7 state to 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000ff6b385c state to 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 00000000ff6b385c
>Nov 08 18:17:50 [drm:drm_atomic_check_only [drm]] checking 0000000028445a1e
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000028445a1e nonblocking
>Nov 08 18:17:50 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000028445a1e
>Nov 08 18:17:50 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:50 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000000d3a62eb state to 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 0000000005189eb8 state to 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 0000000005189eb8
>Nov 08 18:17:50 [drm:drm_atomic_check_only [drm]] checking 00000000c8a34cd9
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000c8a34cd9 nonblocking
>Nov 08 18:17:50 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000c8a34cd9
>Nov 08 18:17:50 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:50 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000063ee588c state to 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000a78767cb state to 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 00000000a78767cb
>Nov 08 18:17:50 [drm:drm_atomic_check_only [drm]] checking 0000000067ca6041
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000067ca6041 nonblocking
>Nov 08 18:17:50 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000067ca6041
>Nov 08 18:17:50 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:50 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000000d3a62eb state to 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 000000002dc69210 state to 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 000000002dc69210
>Nov 08 18:17:50 [drm:drm_atomic_check_only [drm]] checking 0000000067ca6041
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000067ca6041 nonblocking
>Nov 08 18:17:50 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000067ca6041
>Nov 08 18:17:50 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:50 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000082fca4c7 state to 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000393bfe97 state to 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 00000000393bfe97
>Nov 08 18:17:50 [drm:drm_atomic_check_only [drm]] checking 00000000c8a34cd9
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000c8a34cd9 nonblocking
>Nov 08 18:17:50 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000c8a34cd9
>Nov 08 18:17:50 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:50 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000005adc2643 state to 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000c86521a4 state to 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 00000000c86521a4
>Nov 08 18:17:50 [drm:drm_atomic_check_only [drm]] checking 0000000028445a1e
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000028445a1e nonblocking
>Nov 08 18:17:50 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000028445a1e
>Nov 08 18:17:50 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:50 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000082fca4c7 state to 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 000000008411f52d state to 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 000000008411f52d
>Nov 08 18:17:50 [drm:drm_atomic_check_only [drm]] checking 0000000028445a1e
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000028445a1e nonblocking
>Nov 08 18:17:50 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000028445a1e
>Nov 08 18:17:50 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:50 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000000d3a62eb state to 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 000000007fb20c90 state to 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 000000007fb20c90
>Nov 08 18:17:50 [drm:drm_atomic_check_only [drm]] checking 00000000c8a34cd9
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000c8a34cd9 nonblocking
>Nov 08 18:17:50 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000c8a34cd9
>Nov 08 18:17:50 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:50 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000063ee588c state to 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000eafa7814 state to 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 00000000eafa7814
>Nov 08 18:17:50 [drm:drm_atomic_check_only [drm]] checking 0000000067ca6041
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000067ca6041 nonblocking
>Nov 08 18:17:50 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000067ca6041
>Nov 08 18:17:50 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:50 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000000d3a62eb state to 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 000000009def5cee state to 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 000000009def5cee
>Nov 08 18:17:50 [drm:drm_atomic_check_only [drm]] checking 0000000067ca6041
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000067ca6041 nonblocking
>Nov 08 18:17:50 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000067ca6041
>Nov 08 18:17:50 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000008d770fe6
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:50 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000082fca4c7 state to 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000493c8161 state to 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 00000000493c8161
>Nov 08 18:17:50 [drm:drm_atomic_check_only [drm]] checking 00000000c8a34cd9
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000c8a34cd9 nonblocking
>Nov 08 18:17:50 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000c8a34cd9
>Nov 08 18:17:50 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000b685114a
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:50 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000005adc2643 state to 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 000000008985491b state to 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 000000008985491b
>Nov 08 18:17:50 [drm:drm_atomic_check_only [drm]] checking 0000000028445a1e
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000028445a1e nonblocking
>Nov 08 18:17:50 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000028445a1e
>Nov 08 18:17:50 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000896f46a6
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:50 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000082fca4c7 state to 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000b1433320 state to 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 00000000b1433320
>Nov 08 18:17:50 [drm:drm_atomic_check_only [drm]] checking 0000000028445a1e
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000028445a1e nonblocking
>Nov 08 18:17:50 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000028445a1e
>Nov 08 18:17:50 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000008d770fe6
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:50 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000000d3a62eb state to 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 000000002b4b53bd state to 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 000000002b4b53bd
>Nov 08 18:17:50 [drm:drm_atomic_check_only [drm]] checking 00000000c8a34cd9
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000c8a34cd9 nonblocking
>Nov 08 18:17:50 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000c8a34cd9
>Nov 08 18:17:50 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000b685114a
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:50 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000063ee588c state to 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000ff6b385c state to 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 00000000ff6b385c
>Nov 08 18:17:50 [drm:drm_atomic_check_only [drm]] checking 0000000067ca6041
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000067ca6041 nonblocking
>Nov 08 18:17:50 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000067ca6041
>Nov 08 18:17:50 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000896f46a6
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:50 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000000d3a62eb state to 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000a70dd29e state to 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 00000000a70dd29e
>Nov 08 18:17:50 [drm:drm_atomic_check_only [drm]] checking 0000000067ca6041
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000067ca6041 nonblocking
>Nov 08 18:17:50 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000067ca6041
>Nov 08 18:17:50 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000008d770fe6
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:50 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000082fca4c7 state to 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 0000000058a1dff6 state to 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 0000000058a1dff6
>Nov 08 18:17:50 [drm:drm_atomic_check_only [drm]] checking 00000000c8a34cd9
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000c8a34cd9 nonblocking
>Nov 08 18:17:50 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000c8a34cd9
>Nov 08 18:17:50 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000b685114a
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:50 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000005adc2643 state to 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 000000006173e137 state to 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 000000006173e137
>Nov 08 18:17:50 [drm:drm_atomic_check_only [drm]] checking 0000000028445a1e
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000028445a1e nonblocking
>Nov 08 18:17:50 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000028445a1e
>Nov 08 18:17:50 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000896f46a6
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:50 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000082fca4c7 state to 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000ddf3063e state to 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 00000000ddf3063e
>Nov 08 18:17:50 [drm:drm_atomic_check_only [drm]] checking 0000000028445a1e
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000028445a1e nonblocking
>Nov 08 18:17:50 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000028445a1e
>Nov 08 18:17:50 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000028445a1e
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000008d770fe6
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:50 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000000d3a62eb state to 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 000000005369d913 state to 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 000000005369d913
>Nov 08 18:17:50 [drm:drm_atomic_check_only [drm]] checking 00000000c8a34cd9
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000c8a34cd9 nonblocking
>Nov 08 18:17:50 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000c8a34cd9
>Nov 08 18:17:50 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000c8a34cd9
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000b685114a
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:50 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000063ee588c state to 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 000000008411f52d state to 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 000000008411f52d
>Nov 08 18:17:50 [drm:drm_atomic_check_only [drm]] checking 0000000067ca6041
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000067ca6041 nonblocking
>Nov 08 18:17:50 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000067ca6041
>Nov 08 18:17:50 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000067ca6041
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000896f46a6
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:50 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000b685114a
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:50 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000896f46a6
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000b685114a
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000896f46a6
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000b685114a
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000896f46a6
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000b685114a
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000896f46a6
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000b685114a
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000896f46a6
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000b685114a
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000896f46a6
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000b685114a
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000896f46a6
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000b685114a
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000896f46a6
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000b685114a
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000896f46a6
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000b685114a
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:51 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000067ca6041
>Nov 08 18:17:51 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000000d3a62eb state to 0000000067ca6041
>Nov 08 18:17:51 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000c86521a4 state to 0000000067ca6041
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 00000000c86521a4
>Nov 08 18:17:51 [drm:drm_atomic_check_only [drm]] checking 0000000067ca6041
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000067ca6041 nonblocking
>Nov 08 18:17:51 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000067ca6041
>Nov 08 18:17:51 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000067ca6041
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000008d770fe6
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:51 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000c8a34cd9
>Nov 08 18:17:51 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000082fca4c7 state to 00000000c8a34cd9
>Nov 08 18:17:51 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000393bfe97 state to 00000000c8a34cd9
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 00000000393bfe97
>Nov 08 18:17:51 [drm:drm_atomic_check_only [drm]] checking 00000000c8a34cd9
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000c8a34cd9 nonblocking
>Nov 08 18:17:51 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000c8a34cd9
>Nov 08 18:17:51 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000c8a34cd9
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000896f46a6
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000008d770fe6
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000896f46a6
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000008d770fe6
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000896f46a6
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000008d770fe6
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000896f46a6
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000008d770fe6
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000896f46a6
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 000000008d770fe6
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000896f46a6
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:51 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000028445a1e
>Nov 08 18:17:51 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000005adc2643 state to 0000000028445a1e
>Nov 08 18:17:51 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 000000002dc69210 state to 0000000028445a1e
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 000000002dc69210
>Nov 08 18:17:51 [drm:drm_atomic_check_only [drm]] checking 0000000028445a1e
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000028445a1e nonblocking
>Nov 08 18:17:51 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000028445a1e
>Nov 08 18:17:51 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000028445a1e
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000b685114a
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000896f46a6
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000b685114a
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000896f46a6
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000b685114a
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000896f46a6
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000b685114a
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000896f46a6
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000b685114a
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000896f46a6
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000b685114a
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000896f46a6
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000b685114a
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000896f46a6
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:115] for [PLANE:42:cursor A] state 00000000b685114a
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb 115
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:51 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000028445a1e
>Nov 08 18:17:51 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000082fca4c7 state to 0000000028445a1e
>Nov 08 18:17:51 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000ff6b385c state to 0000000028445a1e
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 00000000ff6b385c
>Nov 08 18:17:51 [drm:drm_atomic_check_only [drm]] checking 0000000028445a1e
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000028445a1e nonblocking
>Nov 08 18:17:51 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000028445a1e
>Nov 08 18:17:51 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000c8a34cd9
>Nov 08 18:17:51 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000c8a34cd9
>Nov 08 18:17:51 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000c8a34cd9
>Nov 08 18:17:51 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000028445a1e
>Nov 08 18:17:51 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000c8a34cd9
>Nov 08 18:17:51 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000c8a34cd9
>Nov 08 18:17:51 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000c8a34cd9
>Nov 08 18:17:51 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:51 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000c8a34cd9
>Nov 08 18:17:51 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000000d3a62eb state to 00000000c8a34cd9
>Nov 08 18:17:51 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 000000002b4b53bd state to 00000000c8a34cd9
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 000000002b4b53bd
>Nov 08 18:17:51 [drm:drm_atomic_check_only [drm]] checking 00000000c8a34cd9
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000c8a34cd9 nonblocking
>Nov 08 18:17:51 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000c8a34cd9
>Nov 08 18:17:51 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000c8a34cd9
>Nov 08 18:17:51 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:51 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000067ca6041
>Nov 08 18:17:51 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000063ee588c state to 0000000067ca6041
>Nov 08 18:17:51 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000ff6b385c state to 0000000067ca6041
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 00000000ff6b385c
>Nov 08 18:17:51 [drm:drm_atomic_check_only [drm]] checking 0000000067ca6041
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000067ca6041 nonblocking
>Nov 08 18:17:51 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000067ca6041
>Nov 08 18:17:51 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000067ca6041
>Nov 08 18:17:51 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:51 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000067ca6041
>Nov 08 18:17:51 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000000d3a62eb state to 0000000067ca6041
>Nov 08 18:17:51 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 000000002dc69210 state to 0000000067ca6041
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 000000002dc69210
>Nov 08 18:17:51 [drm:drm_atomic_check_only [drm]] checking 0000000067ca6041
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000067ca6041 nonblocking
>Nov 08 18:17:51 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000067ca6041
>Nov 08 18:17:51 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000067ca6041
>Nov 08 18:17:51 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:51 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000c8a34cd9
>Nov 08 18:17:51 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000082fca4c7 state to 00000000c8a34cd9
>Nov 08 18:17:51 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000393bfe97 state to 00000000c8a34cd9
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 00000000393bfe97
>Nov 08 18:17:51 [drm:drm_atomic_check_only [drm]] checking 00000000c8a34cd9
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000c8a34cd9 nonblocking
>Nov 08 18:17:51 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000c8a34cd9
>Nov 08 18:17:51 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000c8a34cd9
>Nov 08 18:17:51 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:51 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000028445a1e
>Nov 08 18:17:51 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000005adc2643 state to 0000000028445a1e
>Nov 08 18:17:51 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000c86521a4 state to 0000000028445a1e
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 00000000c86521a4
>Nov 08 18:17:51 [drm:drm_atomic_check_only [drm]] checking 0000000028445a1e
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000028445a1e nonblocking
>Nov 08 18:17:51 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000028445a1e
>Nov 08 18:17:51 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000028445a1e
>Nov 08 18:17:51 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:51 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000028445a1e
>Nov 08 18:17:51 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000082fca4c7 state to 0000000028445a1e
>Nov 08 18:17:51 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 000000008411f52d state to 0000000028445a1e
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 000000008411f52d
>Nov 08 18:17:51 [drm:drm_atomic_check_only [drm]] checking 0000000028445a1e
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000028445a1e nonblocking
>Nov 08 18:17:51 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000028445a1e
>Nov 08 18:17:51 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000028445a1e
>Nov 08 18:17:51 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:51 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000c8a34cd9
>Nov 08 18:17:51 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000000d3a62eb state to 00000000c8a34cd9
>Nov 08 18:17:51 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 000000005369d913 state to 00000000c8a34cd9
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 000000005369d913
>Nov 08 18:17:51 [drm:drm_atomic_check_only [drm]] checking 00000000c8a34cd9
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_nonblocking_commit [drm]] committing 00000000c8a34cd9 nonblocking
>Nov 08 18:17:51 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000c8a34cd9
>Nov 08 18:17:51 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000c8a34cd9
>Nov 08 18:17:51 [drm:drm_mode_addfb2 [drm]] [FB:116]
>Nov 08 18:17:51 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000067ca6041
>Nov 08 18:17:51 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 0000000063ee588c state to 0000000067ca6041
>Nov 08 18:17:51 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 000000008411f52d state to 0000000067ca6041
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:116] for [PLANE:28:plane 1A] state 000000008411f52d
>Nov 08 18:17:51 [drm:drm_atomic_check_only [drm]] checking 0000000067ca6041
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 116
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000067ca6041 nonblocking
>Nov 08 18:17:51 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000067ca6041
>Nov 08 18:17:51 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000067ca6041
>Nov 08 18:17:51 [drm:drm_mode_addfb2 [drm]] [FB:117]
>Nov 08 18:17:51 [drm:drm_atomic_state_init [drm]] Allocated atomic state 0000000067ca6041
>Nov 08 18:17:51 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 000000000d3a62eb state to 0000000067ca6041
>Nov 08 18:17:51 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000c86521a4 state to 0000000067ca6041
>Nov 08 18:17:51 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:117] for [PLANE:28:plane 1A] state 00000000c86521a4
>Nov 08 18:17:51 [drm:drm_atomic_check_only [drm]] checking 0000000067ca6041
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 117
>Nov 08 18:17:51 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 1, off 0, on 0, ms 0
>Nov 08 18:17:51 [drm:drm_atomic_nonblocking_commit [drm]] committing 0000000067ca6041 nonblocking
>Nov 08 18:17:51 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 0000000067ca6041
>Nov 08 18:17:51 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 0000000067ca6041
>Nov 08 18:17:52 [drm:drm_atomic_state_init [drm]] Allocated atomic state 00000000801c0ef2
>Nov 08 18:17:52 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000801c0ef2
>Nov 08 18:17:52 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000801c0ef2
>Nov 08 18:17:52 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000801c0ef2
>Nov 08 18:17:52 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 000000007cf5d4bc state to 00000000801c0ef2
>Nov 08 18:17:52 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000d5aace42 state to 00000000801c0ef2
>Nov 08 18:17:52 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:28:plane 1A] state 000000007cf5d4bc
>Nov 08 18:17:52 [drm:drm_atomic_set_crtc_for_plane [drm]] Link [PLANE:28:plane 1A] state 000000007cf5d4bc to [NOCRTC]
>Nov 08 18:17:52 [drm:drm_atomic_check_only [drm]] checking 00000000801c0ef2
>Nov 08 18:17:52 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb -1
>Nov 08 18:17:52 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 1 -> 0, off 1, on 0, ms 0
>Nov 08 18:17:52 [drm:skl_compute_wm [i915]] [PLANE:28:plane 1A] ddb (0 - 860) -> (0 - 0)
>Nov 08 18:17:52 [drm:drm_atomic_commit [drm]] committing 00000000801c0ef2
>Nov 08 18:17:52 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 00000000801c0ef2
>Nov 08 18:17:52 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 00000000801c0ef2
>Nov 08 18:17:52 [drm:drm_atomic_state_init [drm]] Allocated atomic state 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 0000000065d7294c state to 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:35:plane 2A] 000000001bbc8e1a state to 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:35:plane 2A] state 000000001bbc8e1a
>Nov 08 18:17:52 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:42:cursor A] 0000000072b1222b state to 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 0000000072b1222b state to 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:35:plane 2A] 000000001bbc8e1a state to 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:35:plane 2A] state 000000001bbc8e1a
>Nov 08 18:17:52 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:42:cursor A] 0000000065d7294c state to 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000da80fd42 state to 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_set_crtc_for_plane [drm]] Link [PLANE:42:cursor A] state 0000000065d7294c to [NOCRTC]
>Nov 08 18:17:52 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:42:cursor A] state 0000000065d7294c
>Nov 08 18:17:52 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 0000000065d7294c state to 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:35:plane 2A] 000000001bbc8e1a state to 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:35:plane 2A] state 000000001bbc8e1a
>Nov 08 18:17:52 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:42:cursor A] 0000000072b1222b state to 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000da80fd42 state to 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_set_crtc_for_plane [drm]] Link [PLANE:42:cursor A] state 0000000072b1222b to [NOCRTC]
>Nov 08 18:17:52 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:42:cursor A] state 0000000072b1222b
>Nov 08 18:17:52 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:46:plane 1B] 00000000272f7258 state to 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:53:plane 2B] 00000000f3938823 state to 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:53:plane 2B] state 00000000f3938823
>Nov 08 18:17:52 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:60:cursor B] 000000007f85ba26 state to 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:60:cursor B] state 000000007f85ba26
>Nov 08 18:17:52 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:64:plane 1C] 0000000032f7fd31 state to 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:71:plane 2C] 000000007413dd24 state to 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:71:plane 2C] state 000000007413dd24
>Nov 08 18:17:52 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:78:cursor C] 00000000aa51bc0a state to 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:78:cursor C] state 00000000aa51bc0a
>Nov 08 18:17:52 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [MODE:2880x1800] for [CRTC:45:pipe A] state 00000000da80fd42
>Nov 08 18:17:52 [drm:drm_atomic_set_crtc_for_plane [drm]] Link [PLANE:28:plane 1A] state 0000000065d7294c to [CRTC:45:pipe A]
>Nov 08 18:17:52 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:114] for [PLANE:28:plane 1A] state 0000000065d7294c
>Nov 08 18:17:52 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:45:pipe A] to 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_get_connector_state [drm]] Added [CONNECTOR:83:eDP-1] 000000007809e1fc state to 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 000000007809e1fc to [NOCRTC]
>Nov 08 18:17:52 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 000000007809e1fc to [CRTC:45:pipe A]
>Nov 08 18:17:52 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:28:plane 1A] 00000000aa51bc0a state to 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:35:plane 2A] 000000007413dd24 state to 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:35:plane 2A] state 000000007413dd24
>Nov 08 18:17:52 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:42:cursor A] 0000000032f7fd31 state to 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:45:pipe A] 00000000da80fd42 state to 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_set_crtc_for_plane [drm]] Link [PLANE:42:cursor A] state 0000000032f7fd31 to [NOCRTC]
>Nov 08 18:17:52 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:42:cursor A] state 0000000032f7fd31
>Nov 08 18:17:52 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:46:plane 1B] 000000007f85ba26 state to 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:53:plane 2B] 00000000f3938823 state to 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:53:plane 2B] state 00000000f3938823
>Nov 08 18:17:52 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:60:cursor B] 00000000272f7258 state to 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:60:cursor B] state 00000000272f7258
>Nov 08 18:17:52 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:64:plane 1C] 0000000072b1222b state to 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:71:plane 2C] 000000001bbc8e1a state to 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:71:plane 2C] state 000000001bbc8e1a
>Nov 08 18:17:52 [drm:drm_atomic_get_plane_state [drm]] Added [PLANE:78:cursor C] 0000000065d7294c state to 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:78:cursor C] state 0000000065d7294c
>Nov 08 18:17:52 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [MODE:2880x1800] for [CRTC:45:pipe A] state 00000000da80fd42
>Nov 08 18:17:52 [drm:drm_atomic_set_crtc_for_plane [drm]] Link [PLANE:28:plane 1A] state 00000000aa51bc0a to [CRTC:45:pipe A]
>Nov 08 18:17:52 [drm:drm_atomic_set_fb_for_plane [drm]] Set [FB:114] for [PLANE:28:plane 1A] state 00000000aa51bc0a
>Nov 08 18:17:52 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:45:pipe A] to 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_get_connector_state [drm]] Added [CONNECTOR:83:eDP-1] 000000007809e1fc state to 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 000000007809e1fc to [NOCRTC]
>Nov 08 18:17:52 [drm:drm_atomic_set_crtc_for_connector [drm]] Link [CONNECTOR:83:eDP-1] state 000000007809e1fc to [CRTC:45:pipe A]
>Nov 08 18:17:52 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:63:pipe B] 000000002b96e6c0 state to 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [NOMODE] for [CRTC:63:pipe B] state 000000002b96e6c0
>Nov 08 18:17:52 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:46:plane 1B] state 000000007f85ba26
>Nov 08 18:17:52 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:63:pipe B] to 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_get_crtc_state [drm]] Added [CRTC:81:pipe C] 000000004b32514b state to 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_set_mode_for_crtc [drm]] Set [NOMODE] for [CRTC:81:pipe C] state 000000004b32514b
>Nov 08 18:17:52 [drm:drm_atomic_set_fb_for_plane [drm]] Set [NOFB] for [PLANE:64:plane 1C] state 0000000072b1222b
>Nov 08 18:17:52 [drm:drm_atomic_add_affected_connectors [drm]] Adding all current connectors for [CRTC:81:pipe C] to 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_check_only [drm]] checking 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_helper_check_modeset [drm_kms_helper]] Updating routing for [CONNECTOR:83:eDP-1]
>Nov 08 18:17:52 [drm:drm_atomic_helper_check_modeset [drm_kms_helper]] [CONNECTOR:83:eDP-1] keeps [ENCODER:82:DDI A], now on [CRTC:45:pipe A]
>Nov 08 18:17:52 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:28:plane 1A] with fb 114
>Nov 08 18:17:52 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:28:plane 1A] visible 0 -> 1, off 0, on 1, ms 0
>Nov 08 18:17:52 [drm:intel_plane_atomic_calc_changes [i915]] [CRTC:45:pipe A] has [PLANE:42:cursor A] with fb -1
>Nov 08 18:17:52 [drm:intel_plane_atomic_calc_changes [i915]] [PLANE:42:cursor A] visible 1 -> 0, off 1, on 0, ms 0
>Nov 08 18:17:52 [drm:skl_compute_wm [i915]] [PLANE:28:plane 1A] ddb (0 - 0) -> (0 - 860)
>Nov 08 18:17:52 [drm:drm_atomic_commit [drm]] committing 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_atomic_state_default_clear [drm]] Clearing atomic state 000000005c1a6e6c
>Nov 08 18:17:52 [drm:__drm_atomic_state_free [drm]] Freeing atomic state 000000005c1a6e6c
>Nov 08 18:17:52 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:83:eDP-1]
>Nov 08 18:17:52 [drm:intel_dp_detect [i915]] [CONNECTOR:83:eDP-1]
>Nov 08 18:17:52 [drm:intel_dp_print_rates [i915]] source rates: 162000, 216000, 270000, 324000, 432000, 540000
>Nov 08 18:17:52 [drm:intel_dp_print_rates [i915]] sink rates: 162000, 270000
>Nov 08 18:17:52 [drm:intel_dp_print_rates [i915]] common rates: 162000, 270000
>Nov 08 18:17:52 [drm:edp_panel_vdd_on [i915]] Turning eDP port A VDD on
>Nov 08 18:17:52 [drm:edp_panel_vdd_on [i915]] PP_STATUS: 0x80000008 PP_CONTROL: 0x0000000f
>Nov 08 18:17:52 [drm:drm_dp_read_desc [drm_kms_helper]] DP sink: OUI 00-10-fa dev-ID eD\025eaa HW-rev 1.0 SW-rev 2.15 quirks 0x0000
>Nov 08 18:17:52 [drm:intel_dp_detect [i915]] MST support? port A: no, sink: no, modparam: yes
>Nov 08 18:17:52 [drm:drm_add_display_info [drm]] non_desktop set to 0
>Nov 08 18:17:52 [drm:drm_add_edid_modes [drm]] ELD: no CEA Extension found
>Nov 08 18:17:52 [drm:drm_add_display_info [drm]] non_desktop set to 0
>Nov 08 18:17:52 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:83:eDP-1] probed modes :
>Nov 08 18:17:52 [drm:drm_mode_debug_printmodeline [drm]] Modeline 84:"2880x1800" 60 328920 2880 2888 2920 2960 1800 1838 1846 1852 0x48 0x9
>Nov 08 18:17:52 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:91:DP-1]
>Nov 08 18:17:52 [drm:intel_dp_detect [i915]] [CONNECTOR:91:DP-1]
>Nov 08 18:17:52 [drm:intel_power_well_enable [i915]] enabling power well 2
>Nov 08 18:17:52 [drm:intel_power_well_disable [i915]] disabling power well 2
>Nov 08 18:17:52 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:91:DP-1] disconnected
>Nov 08 18:17:52 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:98:HDMI-A-1]
>Nov 08 18:17:52 [drm:intel_hdmi_detect [i915]] [CONNECTOR:98:HDMI-A-1]
>Nov 08 18:17:52 [drm:do_gmbus_xfer [i915]] GMBUS [i915 gmbus dpc] timed out, falling back to bit banging on pin 4
>Nov 08 18:17:52 [drm:drm_do_probe_ddc_edid [drm]] drm: skipping non-existent adapter i915 gmbus dpc
>Nov 08 18:17:52 [drm:intel_hdmi_set_edid [i915]] HDMI GMBUS EDID read failed, retry using GPIO bit-banging
>Nov 08 18:17:52 [drm:intel_gmbus_force_bit [i915]] enabling bit-banging on i915 gmbus dpc. force bit now 1
>Nov 08 18:17:52 [drm:drm_do_probe_ddc_edid [drm]] drm: skipping non-existent adapter i915 gmbus dpc
>Nov 08 18:17:52 [drm:intel_gmbus_force_bit [i915]] disabling bit-banging on i915 gmbus dpc. force bit now 0
>Nov 08 18:17:52 [drm:do_gmbus_xfer [i915]] GMBUS [i915 gmbus dpc] timed out, falling back to bit banging on pin 4
>Nov 08 18:17:52 [drm:drm_dp_dual_mode_detect [drm_kms_helper]] DP dual mode HDMI ID:  (err -6)
>Nov 08 18:17:52 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:98:HDMI-A-1] disconnected
>Nov 08 18:17:52 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:104:DP-2]
>Nov 08 18:17:52 [drm:intel_dp_detect [i915]] [CONNECTOR:104:DP-2]
>Nov 08 18:17:52 [drm:intel_power_well_enable [i915]] enabling power well 2
>Nov 08 18:17:52 [drm:intel_power_well_disable [i915]] disabling power well 2
>Nov 08 18:17:52 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:104:DP-2] disconnected
>Nov 08 18:17:52 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:110:HDMI-A-2]
>Nov 08 18:17:52 [drm:intel_hdmi_detect [i915]] [CONNECTOR:110:HDMI-A-2]
>Nov 08 18:17:52 [drm:do_gmbus_xfer [i915]] GMBUS [i915 gmbus dpd] timed out, falling back to bit banging on pin 6
>Nov 08 18:17:52 [drm:drm_do_probe_ddc_edid [drm]] drm: skipping non-existent adapter i915 gmbus dpd
>Nov 08 18:17:52 [drm:intel_hdmi_set_edid [i915]] HDMI GMBUS EDID read failed, retry using GPIO bit-banging
>Nov 08 18:17:52 [drm:intel_gmbus_force_bit [i915]] enabling bit-banging on i915 gmbus dpd. force bit now 1
>Nov 08 18:17:52 [drm:drm_do_probe_ddc_edid [drm]] drm: skipping non-existent adapter i915 gmbus dpd
>Nov 08 18:17:52 [drm:intel_gmbus_force_bit [i915]] disabling bit-banging on i915 gmbus dpd. force bit now 0
>Nov 08 18:17:52 [drm:do_gmbus_xfer [i915]] GMBUS [i915 gmbus dpd] timed out, falling back to bit banging on pin 6
>Nov 08 18:17:52 [drm:drm_dp_dual_mode_detect [drm_kms_helper]] DP dual mode HDMI ID:  (err -6)
>Nov 08 18:17:52 [drm:drm_helper_probe_single_connector_modes [drm_kms_helper]] [CONNECTOR:110:HDMI-A-2] disconnected
>Nov 08 18:17:52 [drm:drm_mode_addfb2 [drm]] [FB:113]
>Nov 08 18:17:53 kauditd_printk_skb: 56 callbacks suppressed
>Nov 08 18:17:53 audit: type=1305 audit(1541729873.222:316): audit_pid=0 old=920 auid=4294967295 ses=4294967295 subj=system_u:system_r:auditd_t:s0 res=1
>Nov 08 18:17:53 audit: type=1131 audit(1541729873.224:317): pid=1 uid=0 auid=4294967295 ses=4294967295 subj=system_u:system_r:init_t:s0 msg='unit=auditd comm="systemd" exe="/usr/lib/systemd/systemd" hostname=? addr=? terminal=? res=success'
>Nov 08 18:17:53 audit: type=1131 audit(1541729873.224:318): pid=1 uid=0 auid=4294967295 ses=4294967295 subj=system_u:system_r:init_t:s0 msg='unit=systemd-tmpfiles-setup comm="systemd" exe="/usr/lib/systemd/systemd" hostname=? addr=? terminal=? res=success'
>Nov 08 18:17:53 audit: type=1131 audit(1541729873.226:319): pid=1 uid=0 auid=4294967295 ses=4294967295 subj=system_u:system_r:init_t:s0 msg='unit=fedora-readonly comm="systemd" exe="/usr/lib/systemd/systemd" hostname=? addr=? terminal=? res=success'
>Nov 08 18:17:53 audit: type=1131 audit(1541729873.244:320): pid=1 uid=0 auid=4294967295 ses=4294967295 subj=system_u:system_r:init_t:s0 msg='unit=systemd-fsck@dev-disk-by\x2duuid-c6f4265d\x2dc566\x2d3c5b\x2d9a93\x2dde411b952fac comm="systemd" exe="/usr/lib/systemd/systemd" hostname=? addr=? terminal=? res=success'
>Nov 08 18:17:53 audit: type=1131 audit(1541729873.260:321): pid=1 uid=0 auid=4294967295 ses=4294967295 subj=system_u:system_r:init_t:s0 msg='unit=systemd-fsck@dev-disk-by\x2duuid-3823c2c8\x2dd2d3\x2d4174\x2dab59\x2d6bf2019bf2d1 comm="systemd" exe="/usr/lib/systemd/systemd" hostname=? addr=? terminal=? res=success'
>Nov 08 18:17:53 audit: type=1131 audit(1541729873.262:322): pid=1 uid=0 auid=4294967295 ses=4294967295 subj=system_u:system_r:init_t:s0 msg='unit=systemd-remount-fs comm="systemd" exe="/usr/lib/systemd/systemd" hostname=? addr=? terminal=? res=success'
>Nov 08 18:17:53 audit: type=1131 audit(1541729873.262:323): pid=1 uid=0 auid=4294967295 ses=4294967295 subj=system_u:system_r:init_t:s0 msg='unit=systemd-tmpfiles-setup-dev comm="systemd" exe="/usr/lib/systemd/systemd" hostname=? addr=? terminal=? res=success'
>Nov 08 18:17:53 printk: systemd-shutdow: 31 output lines suppressed due to ratelimiting

Actions: View

Attachments on bug 108503: 142108 | 142109 | 142110 | 142111 | 142146 | 142181 | 142191 | 142192 | 142193 | 142194 | 142403 | 142415 | 142417

Use of freedesktop.org services, including Bugzilla, is subject to our Code of Conduct. How we collect and use information is described in our Privacy Policy.