Attachment 24072 Details for Bug 18651 – registers with patch applied

registers with patch applied

regs.txt (text/plain), 7.76 KB, created by Martin Pitt on 2009-03-20 02:35:24 UTC

(hide)

Description:

Filename:

MIME Type:

Creator: Martin Pitt

Created: 2009-03-20 02:35:24 UTC

Size: 7.76 KB

patch

obsolete

>(II): DumpRegsBegin
>(II):            CHDECMISC: 0x22b97420 (XOR bank/rank, ch2 enh disabled, ch1 enh disabled, ch0 enh disabled, flex disabled, ep not present)
>(II):               C0DRB0: 0x000f0400 (0x0400)
>(II):               C0DRB1: 0x0000000f (0x000f)
>(II):               C0DRB2: 0x00000000 (0x0000)
>(II):               C0DRB3: 0x01080000 (0x0000)
>(II):               C1DRB0: 0x0e0d0d0c (0x0d0c)
>(II):               C1DRB1: 0x0f0e0e0d (0x0e0d)
>(II):               C1DRB2: 0x100f0f0e (0x0f0e)
>(II):               C1DRB3: 0x0e0d100f (0x100f)
>(II):              C0DRA01: 0x04020108 (0x0108)
>(II):              C0DRA23: 0x00000402 (0x0402)
>(II):              C1DRA01: 0x100f0e0d (0x0e0d)
>(II):              C1DRA23: 0x1211100f (0x100f)
>(II):    VCLK_DIVISOR_VGA0: 0x00031108 (n = 3, m1 = 17, m2 = 8)
>(II):    VCLK_DIVISOR_VGA1: 0x00031406 (n = 3, m1 = 20, m2 = 6)
>(II):        VCLK_POST_DIV: 0x00020002 (vga0 p1 = 4, p2 = 2, vga1 p1 = 2, p2 = 2)
>(II):            DPLL_TEST: 0x00010001 ()
>(II):         CACHE_MODE_0: 0x00006820
>(II):              D_STATE: 0x00000000
>(II):        DSPCLK_GATE_D: 0x00001000 (clock gates disabled: DPLUNIT)
>(II):       RENCLK_GATE_D1: 0x00000000
>(II):       RENCLK_GATE_D2: 0x00000000
>(II):                SDVOB: 0x80480084 (enabled, pipe A, stall disabled, detected)
>(II):                SDVOC: 0x00480000 (disabled, pipe A, stall disabled, not detected)
>(II):              SDVOUDI: 0x00000000
>(II):               DSPARB: 0x00001d9c
>(II):               DSPFW1: 0x00000000
>(II):               DSPFW2: 0x00000000
>(II):               DSPFW3: 0x00000000
>(II):                 ADPA: 0x00008c18 (disabled, pipe A, +hsync, +vsync)
>(II):                 LVDS: 0xc0308300 (enabled, pipe B, 18 bit, 1 channel)
>(II):                 DVOA: 0x00000000 (disabled, pipe A, no stall, -hsync, -vsync)
>(II):                 DVOB: 0x80480084 (enabled, pipe A, no stall, -hsync, -vsync)
>(II):                 DVOC: 0x00480000 (disabled, pipe A, no stall, -hsync, -vsync)
>(II):          DVOA_SRCDIM: 0x00000000
>(II):          DVOB_SRCDIM: 0x00000000
>(II):          DVOC_SRCDIM: 0x00000000
>(II):           PP_CONTROL: 0x00000000 (power target: off)
>(II):            PP_STATUS: 0x00000000 (off, not ready, sequencing idle)
>(II):         PP_ON_DELAYS: 0x012c07d0
>(II):        PP_OFF_DELAYS: 0x00fa07d0
>(II):           PP_DIVISOR: 0x00270f05
>(II):         PFIT_CONTROL: 0x00000000
>(II):      PFIT_PGM_RATIOS: 0xf5c0f5c0
>(II):      PORT_HOTPLUG_EN: 0x00000020
>(II):    PORT_HOTPLUG_STAT: 0x00000400
>(II):             DSPACNTR: 0xd8000000 (enabled, pipe A)
>(II):           DSPASTRIDE: 0x00002000 (8192 bytes)
>(II):              DSPAPOS: 0x00000000 (0, 0)
>(II):             DSPASIZE: 0x03ff04ff (1280, 1024)
>(II):             DSPABASE: 0x03000000
>(II):             DSPASURF: 0x00000000
>(II):          DSPATILEOFF: 0x00000000
>(II):            PIPEACONF: 0x80000000 (enabled, single-wide)
>(II):             PIPEASRC: 0x04ff03ff (1280, 1024)
>(II):            PIPEASTAT: 0x80000203 (status: FIFO_UNDERRUN VSYNC_INT_STATUS VBLANK_INT_STATUS OREG_UPDATE_STATUS)
>(II):                 FPA0: 0x00010d07 (n = 1, m1 = 13, m2 = 7)
>(II):                 FPA1: 0x00031108 (n = 3, m1 = 17, m2 = 8)
>(II):               DPLL_A: 0xd4020000 (enabled, dvo, default clock, DAC/serial mode, p1 = 2, p2 = 10, SDVO mult 1)
>(II):            DPLL_A_MD: 0x00000000
>(II):             HTOTAL_A: 0x069704ff (1280 active, 1688 total)
>(II):             HBLANK_A: 0x069704ff (1280 start, 1688 end)
>(II):              HSYNC_A: 0x059f050f (1296 start, 1440 end)
>(II):             VTOTAL_A: 0x042903ff (1024 active, 1066 total)
>(II):             VBLANK_A: 0x042903ff (1024 start, 1066 end)
>(II):              VSYNC_A: 0x04030400 (1025 start, 1028 end)
>(II):            BCLRPAT_A: 0x00000000
>(II):         VSYNCSHIFT_A: 0x00000000
>(II):             DSPBCNTR: 0x59000000 (disabled, pipe B)
>(II):           DSPBSTRIDE: 0x00002000 (8192 bytes)
>(II):              DSPBPOS: 0x00000000 (0, 0)
>(II):             DSPBSIZE: 0x03ff04ff (1280, 1024)
>(II):             DSPBBASE: 0x03000000
>(II):             DSPBSURF: 0x00000000
>(II):          DSPBTILEOFF: 0x00000000
>(II):            PIPEBCONF: 0x00000000 (disabled, single-wide)
>(II):             PIPEBSRC: 0x04ff03ff (1280, 1024)
>(II):            PIPEBSTAT: 0x00020000 (status: VBLANK_INT_ENABLE)
>(II):                 FPB0: 0x00020e08 (n = 2, m1 = 14, m2 = 8)
>(II):                 FPB1: 0x00031108 (n = 3, m1 = 17, m2 = 8)
>(II):               DPLL_B: 0x14020003 (disabled, non-dvo, default clock, DAC/serial mode, p1 = 2, p2 = 10, SDVO mult 1)
>(II):            DPLL_B_MD: 0x00000000
>(II):             HTOTAL_B: 0x06af04ff (1280 active, 1712 total)
>(II):             HBLANK_B: 0x06af04ff (1280 start, 1712 end)
>(II):              HSYNC_B: 0x05d70557 (1368 start, 1496 end)
>(II):             VTOTAL_B: 0x044f03ff (1024 active, 1104 total)
>(II):             VBLANK_B: 0x044f03ff (1024 start, 1104 end)
>(II):              VSYNC_B: 0x04090402 (1027 start, 1034 end)
>(II):            BCLRPAT_B: 0x00000000
>(II):         VSYNCSHIFT_B: 0x00000000
>(II):    VCLK_DIVISOR_VGA0: 0x00031108
>(II):    VCLK_DIVISOR_VGA1: 0x00031406
>(II):        VCLK_POST_DIV: 0x00020002
>(II):             VGACNTRL: 0x8020008e (disabled)
>(II):               TV_CTL: 0x400c0000
>(II):               TV_DAC: 0x70000000
>(II):             TV_CSC_Y: 0x0332012d
>(II):            TV_CSC_Y2: 0x07d30104
>(II):             TV_CSC_U: 0x0733052d
>(II):            TV_CSC_U2: 0x05c70200
>(II):             TV_CSC_V: 0x0340030c
>(II):            TV_CSC_V2: 0x06d00200
>(II):         TV_CLR_KNOBS: 0x00606000
>(II):         TV_CLR_LEVEL: 0x010b00e1
>(II):           TV_H_CTL_1: 0x00400359
>(II):           TV_H_CTL_2: 0x80480022
>(II):           TV_H_CTL_3: 0x007c0344
>(II):           TV_V_CTL_1: 0x00f01415
>(II):           TV_V_CTL_2: 0x00060607
>(II):           TV_V_CTL_3: 0x80120001
>(II):           TV_V_CTL_4: 0x000900f0
>(II):           TV_V_CTL_5: 0x000a00f0
>(II):           TV_V_CTL_6: 0x000900f0
>(II):           TV_V_CTL_7: 0x000a00f0
>(II):          TV_SC_CTL_1: 0xc1710087
>(II):          TV_SC_CTL_2: 0x6b405140
>(II):          TV_SC_CTL_3: 0x00000000
>(II):           TV_WIN_POS: 0x00360024
>(II):          TV_WIN_SIZE: 0x02640198
>(II):      TV_FILTER_CTL_1: 0x800010bb
>(II):      TV_FILTER_CTL_2: 0x00028283
>(II):      TV_FILTER_CTL_3: 0x00014141
>(II):        TV_CC_CONTROL: 0x00000000
>(II):           TV_CC_DATA: 0x00000000
>(II):          TV_H_LUMA_0: 0xb1403000
>(II):         TV_H_LUMA_59: 0x0000b060
>(II):        TV_H_CHROMA_0: 0xb1403000
>(II):       TV_H_CHROMA_59: 0x0000b060
>(II):         FBC_CFB_BASE: 0x3f800000
>(II):          FBC_LL_BASE: 0x3fe00006
>(II):          FBC_CONTROL: 0x43e847e2
>(II):          FBC_COMMAND: 0x00000000
>(II):           FBC_STATUS: 0x20000000
>(II):         FBC_CONTROL2: 0x00000000
>(II):        FBC_FENCE_OFF: 0x00000000
>(II):          FBC_MOD_NUM: 0x00000000
>(II):              MI_MODE: 0x00000200
>(II):         MI_ARB_STATE: 0x00000040
>(II):       MI_RDRET_STATE: 0x00000000
>(II):              ECOSKPD: 0x00000307
>(II):                 DP_B: 0x00000000
>(II):       DPB_AUX_CH_CTL: 0x00000000
>(II):     DPB_AUX_CH_DATA1: 0x00000000
>(II):     DPB_AUX_CH_DATA2: 0x00000000
>(II):     DPB_AUX_CH_DATA3: 0x00000000
>(II):     DPB_AUX_CH_DATA4: 0x00000000
>(II):     DPB_AUX_CH_DATA5: 0x00000000
>(II):                 DP_C: 0x00000000
>(II):       DPC_AUX_CH_CTL: 0x00000000
>(II):     DPC_AUX_CH_DATA1: 0x00000000
>(II):     DPC_AUX_CH_DATA2: 0x00000000
>(II):     DPC_AUX_CH_DATA3: 0x00000000
>(II):     DPC_AUX_CH_DATA4: 0x00000000
>(II):     DPC_AUX_CH_DATA5: 0x00000000
>(II):                 DP_D: 0x00000000
>(II):       DPD_AUX_CH_CTL: 0x00000000
>(II):     DPD_AUX_CH_DATA1: 0x00000000
>(II):     DPD_AUX_CH_DATA2: 0x00000000
>(II):     DPD_AUX_CH_DATA3: 0x00000000
>(II):     DPD_AUX_CH_DATA4: 0x00000000
>(II):     DPD_AUX_CH_DATA5: 0x00000000
>(II): pipe A dot 134400 n 1 m1 13 m2 7 p1 2 p2 10
>(II): pipe B dot 77142 n 2 m1 14 m2 8 p1 2 p2 14
>(II): DumpRegsEnd

Actions: View

Attachments on bug 18651: 20589 | 21334 | 21733 | 23178 | 24060 | 24072 | 24073 | 24375 | 24393

Use of freedesktop.org services, including Bugzilla, is subject to our Code of Conduct. How we collect and use information is described in our Privacy Policy.