Attachment 45265 Details for Bug 35977 – PRoper Register Dump

PRoper Register Dump

intel_reg_dumper.txt (text/plain), 12.98 KB, created by Mathew McKernan on 2011-04-05 01:12:04 UTC

(hide)

Description:

Filename:

MIME Type:

Creator: Mathew McKernan

Created: 2011-04-05 01:12:04 UTC

Size: 12.98 KB

patch

obsolete

>                    PGETBL_CTL: 0x3ffc0001
>                      PGTBL_ER: 0x00000000
>                          EXCC: 0x00000000
>                       HWS_PGA: 0x25caa000
>                         IPEIR: 0x00000000
>                         IPEHR: 0x01000000
>                     INST_DONE: 0x7fffffc0
>                         NOPID: 0x00000000
>                        HWSTAM: 0xfffceffe
>                         SCPD0: 0x00000200
>                           IER: 0x00028c53
>                           IIR: 0x00000000
>                           IMR: 0xfffd73ae
>                           ISR: 0x00000000
>                           EIR: 0x00000000
>                           EMR: 0xffffffed
>                           ESR: 0x00000001
>                       INST_PM: 0x00000800
>                       ECOSKPD: 0x00000307
>                 DCC: 0x000f0400 (single channel, XOR randomization: disabled, XOR bit: 11)
>           CHDECMISC: 0x22b97420 (XOR bank/rank, ch2 enh disabled, ch1 enh disabled, ch0 enh disabled, flex disabled, ep not present)
>              C0DRB0: 0x000f0400 (0x0400)
>              C0DRB1: 0x0000000f (0x000f)
>              C0DRB2: 0x00000000 (0x0000)
>              C0DRB3: 0x01080000 (0x0000)
>              C1DRB0: 0x0e0d0d0c (0x0d0c)
>              C1DRB1: 0x0f0e0e0d (0x0e0d)
>              C1DRB2: 0x100f0f0e (0x0f0e)
>              C1DRB3: 0x0e0d100f (0x100f)
>             C0DRA01: 0x04020108 (0x0108)
>             C0DRA23: 0x00000402 (0x0402)
>             C1DRA01: 0x100f0e0d (0x0e0d)
>             C1DRA23: 0x1211100f (0x100f)
>          PGETBL_CTL: 0x3ffc0001
>   VCLK_DIVISOR_VGA0: 0x00031108 (n = 3, m1 = 17, m2 = 8)
>   VCLK_DIVISOR_VGA1: 0x00031406 (n = 3, m1 = 20, m2 = 6)
>       VCLK_POST_DIV: 0x00020002 (vga0 p1 = 4, p2 = 2, vga1 p1 = 2, p2 = 2)
>           DPLL_TEST: 0x00010001 ()
>        CACHE_MODE_0: 0x00006820
>             D_STATE: 0x0000000b
>       DSPCLK_GATE_D: 0x00001000 (clock gates disabled: DPLUNIT)
>      RENCLK_GATE_D1: 0x00000000
>      RENCLK_GATE_D2: 0x00000000
>               SDVOB: 0x00480004 (disabled, pipe A, stall disabled, detected)
>               SDVOC: 0x00480000 (disabled, pipe A, stall disabled, not detected)
>             SDVOUDI: 0x000000ff
>              DSPARB: 0x00001d9c
>              DSPFW1: 0x00000000
>              DSPFW2: 0x00000000
>              DSPFW3: 0x00000000
>                ADPA: 0x00008c18 (disabled, pipe A, +hsync, +vsync)
>                LVDS: 0x40000300 (disabled, pipe B, 18 bit, 1 channel)
>                DVOA: 0x00000000 (disabled, pipe A, no stall, -hsync, -vsync)
>                DVOB: 0x00480004 (disabled, pipe A, no stall, -hsync, -vsync)
>                DVOC: 0x00480000 (disabled, pipe A, no stall, -hsync, -vsync)
>         DVOA_SRCDIM: 0x00000000
>         DVOB_SRCDIM: 0x00000000
>         DVOC_SRCDIM: 0x00000000
>          PP_CONTROL: 0x00000000 (power target: off)
>           PP_STATUS: 0x00000000 (off, not ready, sequencing idle)
>        PP_ON_DELAYS: 0x025807d0
>       PP_OFF_DELAYS: 0x01f407d0
>          PP_DIVISOR: 0x00270f05
>        PFIT_CONTROL: 0x00000000
>     PFIT_PGM_RATIOS: 0x00000000
>     PORT_HOTPLUG_EN: 0x00000220
>   PORT_HOTPLUG_STAT: 0x00000700
>            DSPACNTR: 0x14000000 (disabled, pipe A)
>          DSPASTRIDE: 0x00000500 (1280 bytes)
>             DSPAPOS: 0x00000000 (0, 0)
>            DSPASIZE: 0x018f02cf (720, 400)
>            DSPABASE: 0x00000000
>            DSPASURF: 0x00000000
>         DSPATILEOFF: 0x00000000
>           PIPEACONF: 0x80000000 (enabled, single-wide)
>            PIPEASRC: 0x034f01df (848, 480)
>           PIPEASTAT: 0x80000303 (status: FIFO_UNDERRUN VSYNC_INT_STATUS DLINE_COMPARE_STATUS VBLANK_INT_STATUS OREG_UPDATE_STATUS)
>   PIPEA_GMCH_DATA_M: 0x00000000
>   PIPEA_GMCH_DATA_N: 0x00000000
>     PIPEA_DP_LINK_M: 0x00000000
>     PIPEA_DP_LINK_N: 0x00000000
>       CURSOR_A_BASE: 0x00000000
>    CURSOR_A_CONTROL: 0x00000000
>   CURSOR_A_POSITION: 0x00000000
>                FPA0: 0x00020e08 (n = 2, m1 = 14, m2 = 8)
>                FPA1: 0x00020e08 (n = 2, m1 = 14, m2 = 8)
>              DPLL_A: 0x94020003 (enabled, non-dvo, default clock, DAC/serial mode, p1 = 2, p2 = 10, SDVO mult 1)
>           DPLL_A_MD: 0x00000000
>            HTOTAL_A: 0x03af034f (848 active, 944 total)
>            HBLANK_A: 0x03af034f (848 start, 944 end)
>             HSYNC_A: 0x038f0350 (849 start, 912 end)
>            VTOTAL_A: 0x020001df (480 active, 513 total)
>            VBLANK_A: 0x020001df (480 start, 513 end)
>             VSYNC_A: 0x01ff01e0 (481 start, 512 end)
>           BCLRPAT_A: 0x00000000
>        VSYNCSHIFT_A: 0x00000000
>            DSPBCNTR: 0xd8000000 (enabled, pipe A)
>          DSPBSTRIDE: 0x00001000 (4096 bytes)
>             DSPBPOS: 0x00000000 (0, 0)
>            DSPBSIZE: 0x01df034f (848, 480)
>            DSPBBASE: 0x00200000
>            DSPBSURF: 0x00000000
>         DSPBTILEOFF: 0x00000000
>           PIPEBCONF: 0x00000000 (disabled, single-wide)
>            PIPEBSRC: 0x027f01df (640, 480)
>           PIPEBSTAT: 0x00000000 (status:)
>   PIPEB_GMCH_DATA_M: 0x00000000
>   PIPEB_GMCH_DATA_N: 0x00000000
>     PIPEB_DP_LINK_M: 0x00000000
>     PIPEB_DP_LINK_N: 0x00000000
>       CURSOR_B_BASE: 0x00000000
>    CURSOR_B_CONTROL: 0x00000000
>   CURSOR_B_POSITION: 0x00000000
>                FPB0: 0x00031108 (n = 3, m1 = 17, m2 = 8)
>                FPB1: 0x00031108 (n = 3, m1 = 17, m2 = 8)
>              DPLL_B: 0x04800003 (disabled, non-dvo, VGA, default clock, DAC/serial mode, p1 = 8, p2 = 10, SDVO mult 1)
>           DPLL_B_MD: 0x00000000
>            HTOTAL_B: 0x031f027f (640 active, 800 total)
>            HBLANK_B: 0x03170287 (648 start, 792 end)
>             HSYNC_B: 0x02ef028f (656 start, 752 end)
>            VTOTAL_B: 0x020c01df (480 active, 525 total)
>            VBLANK_B: 0x020401e7 (488 start, 517 end)
>             VSYNC_B: 0x01eb01e9 (490 start, 492 end)
>           BCLRPAT_B: 0x00000000
>        VSYNCSHIFT_B: 0x00000000
>   VCLK_DIVISOR_VGA0: 0x00031108
>   VCLK_DIVISOR_VGA1: 0x00031406
>       VCLK_POST_DIV: 0x00020002
>            VGACNTRL: 0x80000000 (disabled)
>              TV_CTL: 0x800c0010
>              TV_DAC: 0x30000000
>            TV_CSC_Y: 0x0332012d
>           TV_CSC_Y2: 0x07d30104
>            TV_CSC_U: 0x0733052d
>           TV_CSC_U2: 0x05c70200
>            TV_CSC_V: 0x0340030c
>           TV_CSC_V2: 0x06d00200
>        TV_CLR_KNOBS: 0x00606000
>        TV_CLR_LEVEL: 0x010b00e1
>          TV_H_CTL_1: 0x00400359
>          TV_H_CTL_2: 0x80480022
>          TV_H_CTL_3: 0x007c0344
>          TV_V_CTL_1: 0x00f01415
>          TV_V_CTL_2: 0x00060607
>          TV_V_CTL_3: 0x80120001
>          TV_V_CTL_4: 0x000900f0
>          TV_V_CTL_5: 0x000a00f0
>          TV_V_CTL_6: 0x000900f0
>          TV_V_CTL_7: 0x000a00f0
>         TV_SC_CTL_1: 0xc1710087
>         TV_SC_CTL_2: 0x6b405140
>         TV_SC_CTL_3: 0x00000000
>          TV_WIN_POS: 0x00360024
>         TV_WIN_SIZE: 0x02640198
>     TV_FILTER_CTL_1: 0x80000b16
>     TV_FILTER_CTL_2: 0x00012d2d
>     TV_FILTER_CTL_3: 0x00009696
>       TV_CC_CONTROL: 0x00000000
>          TV_CC_DATA: 0x00000000
>         TV_H_LUMA_0: 0xb1403000
>        TV_H_LUMA_59: 0x0000b060
>       TV_H_CHROMA_0: 0xb1403000
>      TV_H_CHROMA_59: 0x0000b060
>        FBC_CFB_BASE: 0x00000000
>         FBC_LL_BASE: 0x00000000
>         FBC_CONTROL: 0x00000000
>         FBC_COMMAND: 0x00000000
>          FBC_STATUS: 0x20000000
>        FBC_CONTROL2: 0x00000000
>       FBC_FENCE_OFF: 0x00000000
>         FBC_MOD_NUM: 0x00000000
>             MI_MODE: 0x00000200
>        MI_ARB_STATE: 0x00000840
>      MI_RDRET_STATE: 0x00000000
>             ECOSKPD: 0x00000307
>                DP_B: 0x00000000
>      DPB_AUX_CH_CTL: 0x00000000
>    DPB_AUX_CH_DATA1: 0x00000000
>    DPB_AUX_CH_DATA2: 0x00000000
>    DPB_AUX_CH_DATA3: 0x00000000
>    DPB_AUX_CH_DATA4: 0x00000000
>    DPB_AUX_CH_DATA5: 0x00000000
>                DP_C: 0x00000000
>      DPC_AUX_CH_CTL: 0x00000000
>    DPC_AUX_CH_DATA1: 0x00000000
>    DPC_AUX_CH_DATA2: 0x00000000
>    DPC_AUX_CH_DATA3: 0x00000000
>    DPC_AUX_CH_DATA4: 0x00000000
>    DPC_AUX_CH_DATA5: 0x00000000
>                DP_D: 0x00000000
>      DPD_AUX_CH_CTL: 0x00000000
>    DPD_AUX_CH_DATA1: 0x00000000
>    DPD_AUX_CH_DATA2: 0x00000000
>    DPD_AUX_CH_DATA3: 0x00000000
>    DPD_AUX_CH_DATA4: 0x00000000
>    DPD_AUX_CH_DATA5: 0x00000000
>          AUD_CONFIG: 0x00000000
>    AUD_HDMIW_STATUS: 0x00000000
>      AUD_CONV_CHCNT: 0x00000000
>       VIDEO_DIP_CTL: 0x00000000
>       AUD_PINW_CNTR: 0x00000000
>         AUD_CNTL_ST: 0x00000000
>         AUD_PIN_CAP: 0x00000000
>        AUD_PINW_CAP: 0x00000000
>  AUD_PINW_UNSOLRESP: 0x00000000
>    AUD_OUT_DIG_CNVT: 0x00000000
>       AUD_OUT_CWCAP: 0x00000000
>         AUD_GRP_CAP: 0x00000000
>            FENCE  0: 0x00200131 (enabled, X tiled, 4096 pitch, 0x00200000 - 0x00400000 (2048kb))
>            FENCE  1: 0x05300021 (enabled, X tiled, 2048 pitch, 0x05300000 - 0x05400000 (1024kb))
>            FENCE  2: 0x01000341 (enabled, X tiled, 8192 pitch, 0x01000000 - 0x01800000 (8192kb))
>            FENCE  3: 0x00000000 (disabled)
>            FENCE  4: 0x02000341 (enabled, X tiled, 8192 pitch, 0x02000000 - 0x02800000 (8192kb))
>            FENCE  5: 0x08000441 (enabled, X tiled, 8192 pitch, 0x08000000 - 0x09000000 (16384kb))
>            FENCE  6: 0x06100021 (enabled, X tiled, 2048 pitch, 0x06100000 - 0x06200000 (1024kb))
>            FENCE  7: 0x07600011 (enabled, X tiled, 1024 pitch, 0x07600000 - 0x07700000 (1024kb))
>            FENCE  8: 0x07700011 (enabled, X tiled, 1024 pitch, 0x07700000 - 0x07800000 (1024kb))
>            FENCE  9: 0x00000000 (disabled)
>           FENCE  10: 0x05400021 (enabled, X tiled, 2048 pitch, 0x05400000 - 0x05500000 (1024kb))
>           FENCE  11: 0x05000021 (enabled, X tiled, 2048 pitch, 0x05000000 - 0x05100000 (1024kb))
>           FENCE  12: 0x06500021 (enabled, X tiled, 2048 pitch, 0x06500000 - 0x06600000 (1024kb))
>           FENCE  13: 0x05200021 (enabled, X tiled, 2048 pitch, 0x05200000 - 0x05300000 (1024kb))
>           FENCE  14: 0x00000000 (disabled)
>           FENCE  15: 0x00400011 (enabled, X tiled, 1024 pitch, 0x00400000 - 0x00500000 (1024kb))
>       FENCE START 0: 0x07700011 (enabled, X tiled, 1024 pitch, 0x00400000 - 0x00500000 (1024kb))
>         FENCE END 0: 0x00000000 (enabled, X tiled, 1024 pitch, 0x00400000 - 0x00500000 (1024kb))
>       FENCE START 1: 0x05400021 (enabled, X tiled, 1024 pitch, 0x00400000 - 0x00500000 (1024kb))
>         FENCE END 1: 0x05000021 (enabled, X tiled, 1024 pitch, 0x00400000 - 0x00500000 (1024kb))
>       FENCE START 2: 0x06500021 (enabled, X tiled, 1024 pitch, 0x00400000 - 0x00500000 (1024kb))
>         FENCE END 2: 0x05200021 (enabled, X tiled, 1024 pitch, 0x00400000 - 0x00500000 (1024kb))
>       FENCE START 3: 0x00000000 (enabled, X tiled, 1024 pitch, 0x00400000 - 0x00500000 (1024kb))
>         FENCE END 3: 0x00400011 (enabled, X tiled, 1024 pitch, 0x00400000 - 0x00500000 (1024kb))
>       FENCE START 4: 0x00000000 (enabled, X tiled, 1024 pitch, 0x00400000 - 0x00500000 (1024kb))
>         FENCE END 4: 0x00000000 (enabled, X tiled, 1024 pitch, 0x00400000 - 0x00500000 (1024kb))
>       FENCE START 5: 0x00000000 (enabled, X tiled, 1024 pitch, 0x00400000 - 0x00500000 (1024kb))
>         FENCE END 5: 0x00000000 (enabled, X tiled, 1024 pitch, 0x00400000 - 0x00500000 (1024kb))
>       FENCE START 6: 0x00000000 (enabled, X tiled, 1024 pitch, 0x00400000 - 0x00500000 (1024kb))
>         FENCE END 6: 0x00000000 (enabled, X tiled, 1024 pitch, 0x00400000 - 0x00500000 (1024kb))
>       FENCE START 7: 0x00000000 (enabled, X tiled, 1024 pitch, 0x00400000 - 0x00500000 (1024kb))
>         FENCE END 7: 0x00000000 (enabled, X tiled, 1024 pitch, 0x00400000 - 0x00500000 (1024kb))
>       FENCE START 8: 0x00000000 (enabled, X tiled, 1024 pitch, 0x00400000 - 0x00500000 (1024kb))
>         FENCE END 8: 0x00000000 (enabled, X tiled, 1024 pitch, 0x00400000 - 0x00500000 (1024kb))
>       FENCE START 9: 0x00000000 (enabled, X tiled, 1024 pitch, 0x00400000 - 0x00500000 (1024kb))
>         FENCE END 9: 0x00000000 (enabled, X tiled, 1024 pitch, 0x00400000 - 0x00500000 (1024kb))
>      FENCE START 10: 0x00000000 (enabled, X tiled, 1024 pitch, 0x00400000 - 0x00500000 (1024kb))
>        FENCE END 10: 0x00000000 (enabled, X tiled, 1024 pitch, 0x00400000 - 0x00500000 (1024kb))
>      FENCE START 11: 0x00000000 (enabled, X tiled, 1024 pitch, 0x00400000 - 0x00500000 (1024kb))
>        FENCE END 11: 0x00000000 (enabled, X tiled, 1024 pitch, 0x00400000 - 0x00500000 (1024kb))
>      FENCE START 12: 0x00000000 (enabled, X tiled, 1024 pitch, 0x00400000 - 0x00500000 (1024kb))
>        FENCE END 12: 0x00000000 (enabled, X tiled, 1024 pitch, 0x00400000 - 0x00500000 (1024kb))
>      FENCE START 13: 0x00000000 (enabled, X tiled, 1024 pitch, 0x00400000 - 0x00500000 (1024kb))
>        FENCE END 13: 0x00000000 (enabled, X tiled, 1024 pitch, 0x00400000 - 0x00500000 (1024kb))
>      FENCE START 14: 0x00000000 (enabled, X tiled, 1024 pitch, 0x00400000 - 0x00500000 (1024kb))
>        FENCE END 14: 0x00000000 (enabled, X tiled, 1024 pitch, 0x00400000 - 0x00500000 (1024kb))
>      FENCE START 15: 0x00000000 (enabled, X tiled, 1024 pitch, 0x00400000 - 0x00500000 (1024kb))
>        FENCE END 15: 0x00000000 (enabled, X tiled, 1024 pitch, 0x00400000 - 0x00500000 (1024kb))
>             INST_PM: 0x00000800
>pipe A dot 108000 n 2 m1 14 m2 8 p1 2 p2 10
>pipe B dot 25200 n 3 m1 17 m2 8 p1 8 p2 10

Actions: View

Attachments on bug 35977: 45261 | 45263 | 45264 | 45265 | 45336 | 45337 | 45338

Use of freedesktop.org services, including Bugzilla, is subject to our Code of Conduct. How we collect and use information is described in our Privacy Policy.