Attachment 45570 Details for Bug 35870 – register dump from before hooking up a monitor

intel-regs-before.txt (text/plain), 7.17 KB, created by Timo Aaltonen on 2011-04-13 02:28:11 UTC

(hide)

Description:

Filename:

MIME Type:

Creator: Timo Aaltonen

Created: 2011-04-13 02:28:11 UTC

Size: 7.17 KB

patch

obsolete

>          PGETBL_CTL: 0x00000008
>     GEN6_INSTDONE_1: 0xfffffffe
>     GEN6_INSTDONE_2: 0xffffffff
>        CPU_VGACNTRL: 0x80000000 (disabled)
>DIGITAL_PORT_HOTPLUG: 0x00000000
>           RR_HW_CTL: 0x00000000 (low 0, high 0)
>      FDI_PLL_BIOS_0: 0x082b3019
>      FDI_PLL_BIOS_1: 0x00000000
>      FDI_PLL_BIOS_2: 0x00000000
>DISPLAY_PORT_PLL_BIO: 0x0807012b
>DISPLAY_PORT_PLL_BIO: 0x00000000
>DISPLAY_PORT_PLL_BIO: 0x00000000
>    FDI_PLL_FREQ_CTL: 0x00053687
>           PIPEACONF: 0xc0000054 (enabled, active, 6bpc)
>            HTOTAL_A: 0x05cd0555 (1366 active, 1486 total)
>            HBLANK_A: 0x05cd0555 (1366 start, 1486 end)
>             HSYNC_A: 0x05950575 (1398 start, 1430 end)
>            VTOTAL_A: 0x030d02ff (768 active, 782 total)
>            VBLANK_A: 0x030d02ff (768 start, 782 end)
>             VSYNC_A: 0x03050301 (770 start, 774 end)
>        VSYNCSHIFT_A: 0x00000000
>            PIPEASRC: 0x055502ff (1366, 768)
>       PIPEA_DATA_M1: 0x7e1308a8 (TU 64, val 0x1308a8 1247400)
>       PIPEA_DATA_N1: 0x0020f580 (val 0x20f580 2160000)
>       PIPEA_DATA_M2: 0x00000000 (TU 1, val 0x0 0)
>       PIPEA_DATA_N2: 0x00000000 (val 0x0 0)
>       PIPEA_LINK_M1: 0x00010eb4 (val 0x10eb4 69300)
>       PIPEA_LINK_N1: 0x00041eb0 (val 0x41eb0 270000)
>       PIPEA_LINK_M2: 0x00000000 (val 0x0 0)
>       PIPEA_LINK_N2: 0x00000000 (val 0x0 0)
>            DSPACNTR: 0xd8004000 (enabled)
>            DSPABASE: 0x00000000
>          DSPASTRIDE: 0x00001580 (86)
>            DSPASURF: 0x00043000
>         DSPATILEOFF: 0x00000000 (0, 0)
>           PIPEBCONF: 0xc0000000 (enabled, active, 8bpc)
>            HTOTAL_B: 0x051f03ff (1024 active, 1312 total)
>            HBLANK_B: 0x051f03ff (1024 start, 1312 end)
>             HSYNC_B: 0x046f040f (1040 start, 1136 end)
>            VTOTAL_B: 0x031f02ff (768 active, 800 total)
>            VBLANK_B: 0x031f02ff (768 start, 800 end)
>             VSYNC_B: 0x03030300 (769 start, 772 end)
>        VSYNCSHIFT_B: 0x00000000
>            DSPBCNTR: 0xd8004000 (enabled)
>            DSPBBASE: 0x00000000
>          DSPBSTRIDE: 0x00001580 (86)
>            DSPBSURF: 0x00043000
>         DSPBTILEOFF: 0x00000000 (0, 0)
>            PIPEBSRC: 0x03ff02ff (1024, 768)
>       PIPEB_DATA_M1: 0x7e1cdb80 (TU 64, val 0x1cdb80 1891200)
>       PIPEB_DATA_N1: 0x0020f580 (val 0x20f580 2160000)
>       PIPEB_DATA_M2: 0x00000000 (TU 1, val 0x0 0)
>       PIPEB_DATA_N2: 0x00000000 (val 0x0 0)
>       PIPEB_LINK_M1: 0x000133d0 (val 0x133d0 78800)
>       PIPEB_LINK_N1: 0x00041eb0 (val 0x41eb0 270000)
>       PIPEB_LINK_M2: 0x00000000 (val 0x0 0)
>       PIPEB_LINK_N2: 0x00000000 (val 0x0 0)
>           PFA_CTL_1: 0x00000000 (disable, auto_scale yes, auto_scale_cal no, v_filter enable, vadapt disable, mode least, filter_sel programmed,chroma pre-filter disable, vert3tap auto, v_inter_invert field 1)
>           PFB_CTL_1: 0x00000000 (disable, auto_scale yes, auto_scale_cal no, v_filter enable, vadapt disable, mode least, filter_sel programmed,chroma pre-filter disable, vert3tap auto, v_inter_invert field 1)
>         PFA_WIN_POS: 0x00000000 (0, 0)
>         PFB_WIN_POS: 0x00000000 (0, 0)
>        PFA_WIN_SIZE: 0x00000000 (0, 0)
>        PFB_WIN_SIZE: 0x00000000 (0, 0)
>    PCH_DREF_CONTROL: 0x00001402 (cpu source disable, ssc_source enable, nonspread_source enable, superspread_source disable, ssc4_mode downspread, ssc1 enable, ssc4 disable)
>     PCH_RAWCLK_FREQ: 0x0000007d (FDL_TP1 timer 0.5us, FDL_TP2 timer 1.5us, freq 125)
>    PCH_DPLL_TMR_CFG: 0x0271186a
>      PCH_SSC4_PARMS: 0x00000000
>  PCH_SSC4_AUX_PARMS: 0x00000000
>          PCH_DPLL_A: 0x88046004 (enable, sdvo high speed no, mode LVDS, p2 Div 14, FPA0 P1 3, FPA1 P1 3, refclk SSC, sdvo/hdmi mul 1)
>          PCH_DPLL_B: 0x84080008 (enable, sdvo high speed no, mode (null), p2 (null), FPA0 P1 4, FPA1 P1 4, refclk default 120Mhz, sdvo/hdmi mul 1)
>            PCH_FPA0: 0x00c21005 (n = 2, m1 = 16, m2 = 5)
>            PCH_FPA1: 0x00c21005 (n = 2, m1 = 16, m2 = 5)
>            PCH_FPB0: 0x00c10c07 (n = 1, m1 = 12, m2 = 7)
>            PCH_FPB1: 0x00c10c07 (n = 1, m1 = 12, m2 = 7)
>      TRANS_HTOTAL_A: 0x05cd0555 (1366 active, 1486 total)
>      TRANS_HBLANK_A: 0x05cd0555 (1366 start, 1486 end)
>       TRANS_HSYNC_A: 0x05950575 (1398 start, 1430 end)
>      TRANS_VTOTAL_A: 0x030d02ff (768 active, 782 total)
>      TRANS_VBLANK_A: 0x030d02ff (768 start, 782 end)
>       TRANS_VSYNC_A: 0x03050301 (770 start, 774 end)
>      TRANSA_DATA_M1: 0x00000000 (TU 1, val 0x0 0)
>      TRANSA_DATA_N1: 0x00000000 (val 0x0 0)
>      TRANSA_DATA_M2: 0x00000000 (TU 1, val 0x0 0)
>      TRANSA_DATA_N2: 0x00000000 (val 0x0 0)
>   TRANSA_DP_LINK_M1: 0x00000000 (val 0x0 0)
>   TRANSA_DP_LINK_N1: 0x00000000 (val 0x0 0)
>   TRANSA_DP_LINK_M2: 0x00000000 (val 0x0 0)
>   TRANSA_DP_LINK_N2: 0x00000000 (val 0x0 0)
>      TRANS_HTOTAL_B: 0x051f03ff (1024 active, 1312 total)
>      TRANS_HBLANK_B: 0x051f03ff (1024 start, 1312 end)
>       TRANS_HSYNC_B: 0x046f040f (1040 start, 1136 end)
>      TRANS_VTOTAL_B: 0x031f02ff (768 active, 800 total)
>      TRANS_VBLANK_B: 0x031f02ff (768 start, 800 end)
>       TRANS_VSYNC_B: 0x03030300 (769 start, 772 end)
>      TRANSB_DATA_M1: 0x00000000 (TU 1, val 0x0 0)
>      TRANSB_DATA_N1: 0x00000000 (val 0x0 0)
>      TRANSB_DATA_M2: 0x00000000 (TU 1, val 0x0 0)
>      TRANSB_DATA_N2: 0x00000000 (val 0x0 0)
>   TRANSB_DP_LINK_M1: 0x00000000 (val 0x0 0)
>   TRANSB_DP_LINK_N1: 0x00000000 (val 0x0 0)
>   TRANSB_DP_LINK_M2: 0x00000000 (val 0x0 0)
>   TRANSB_DP_LINK_N2: 0x00000000 (val 0x0 0)
>          TRANSACONF: 0xc0000040 (enable, active)
>          TRANSBCONF: 0xc0000000 (enable, active)
>         FDI_TXA_CTL: 0xb0044000 (enable, train pattern not train, voltage swing 0.4V,pre-emphasis none, port width X1, enhanced framing enable, FDI PLL enable, scrambing enable, master mode disable)
>         FDI_TXB_CTL: 0xb0044000 (enable, train pattern not train, voltage swing 0.4V,pre-emphasis none, port width X1, enhanced framing enable, FDI PLL enable, scrambing enable, master mode disable)
>         FDI_RXA_CTL: 0xb0022050 (enable, train pattern not train, port width X1, 6bpc,link_reverse_strap_overwrite no, dmi_link_reverse no, FDI PLL enable,FS ecc disable, FE ecc disable, FS err report disable, FE err report disable,scrambing enable, enhanced framing enable, PCDClk)
>         FDI_RXB_CTL: 0xb0002050 (enable, train pattern not train, port width X1, 8bpc,link_reverse_strap_overwrite no, dmi_link_reverse no, FDI PLL enable,FS ecc disable, FE ecc disable, FS err report disable, FE err report disable,scrambing enable, enhanced framing enable, PCDClk)
>        FDI_RXA_MISC: 0x00000080 (FDI Delay 128)
>        FDI_RXB_MISC: 0x00000080 (FDI Delay 128)
>     FDI_RXA_TUSIZE1: 0x7e000000
>     FDI_RXA_TUSIZE2: 0x7e000000
>     FDI_RXB_TUSIZE1: 0x7e000000
>     FDI_RXB_TUSIZE2: 0x7e000000
>       FDI_PLL_CTL_1: 0x33505248
>       FDI_PLL_CTL_2: 0x00000000
>         FDI_RXA_IIR: 0x00000000
>         FDI_RXA_IMR: 0x000000ff
>         FDI_RXB_IIR: 0x00000000
>         FDI_RXB_IMR: 0x000000ff
>            PCH_ADPA: 0xc3f40018 (enabled, transcoder B, +hsync, +vsync)
>               HDMIB: 0x0000001c
>               HDMIC: 0x00000018
>               HDMID: 0x00000018
>            PCH_LVDS: 0x80300302 (enabled, pipe A, 18 bit, 1 channel)
>           PCH_eDP_A: 0x00000018
>            PCH_DP_B: 0x0000001c
>            PCH_DP_C: 0x00000018
>            PCH_DP_D: 0x00000018

Actions: View

Attachments on bug 35870: 45570

Use of freedesktop.org services, including Bugzilla, is subject to our Code of Conduct. How we collect and use information is described in our Privacy Policy.