Attachment 71284 Details for Bug 56405 – Patch gpu pipe

[patch] Patch gpu pipe

0001-drm-radeon-fix-amd-afusion-gpu-setup-aka-sumo.patch (text/plain), 3.15 KB, created by Jerome Glisse on 2012-12-10 18:09:14 UTC

(hide)

Description:

Filename:

MIME Type:

Creator: Jerome Glisse

Created: 2012-12-10 18:09:14 UTC

Size: 3.15 KB

patch

obsolete

>From 9759c4c578fbb7e158cc1fad9722564d4fdcd625 Mon Sep 17 00:00:00 2001
>From: Jerome Glisse <jglisse@redhat.com>
>Date: Mon, 10 Dec 2012 13:03:02 -0500
>Subject: [PATCH] drm/radeon: fix amd afusion gpu setup aka sumo
>
>Set the proper number of tile pipe that should be a multiple of
>pipe depending on the number of se engine.
>
>Signed-off-by: Jerome Glisse <jglisse@redhat.com>
>---
> drivers/gpu/drm/radeon/evergreen.c  | 12 ++++++------
> drivers/gpu/drm/radeon/evergreend.h |  2 ++
> 2 files changed, 8 insertions(+), 6 deletions(-)
>
>diff --git a/drivers/gpu/drm/radeon/evergreen.c b/drivers/gpu/drm/radeon/evergreen.c
>index 14313ad..7733eeb 100644
>--- a/drivers/gpu/drm/radeon/evergreen.c
>+++ b/drivers/gpu/drm/radeon/evergreen.c
>@@ -1819,7 +1819,7 @@ static void evergreen_gpu_init(struct radeon_device *rdev)
> 	case CHIP_SUMO:
> 		rdev->config.evergreen.num_ses = 1;
> 		rdev->config.evergreen.max_pipes = 4;
>-		rdev->config.evergreen.max_tile_pipes = 2;
>+		rdev->config.evergreen.max_tile_pipes = 4;
> 		if (rdev->pdev->device == 0x9648)
> 			rdev->config.evergreen.max_simds = 3;
> 		else if ((rdev->pdev->device == 0x9647) ||
>@@ -1842,12 +1842,12 @@ static void evergreen_gpu_init(struct radeon_device *rdev)
> 		rdev->config.evergreen.sc_prim_fifo_size = 0x40;
> 		rdev->config.evergreen.sc_hiz_tile_fifo_size = 0x30;
> 		rdev->config.evergreen.sc_earlyz_tile_fifo_size = 0x130;
>-		gb_addr_config = REDWOOD_GB_ADDR_CONFIG_GOLDEN;
>+		gb_addr_config = SUMO_GB_ADDR_CONFIG_GOLDEN;
> 		break;
> 	case CHIP_SUMO2:
>-		rdev->config.evergreen.num_ses = 1;
>+		rdev->config.evergreen.num_ses = 2;
> 		rdev->config.evergreen.max_pipes = 4;
>-		rdev->config.evergreen.max_tile_pipes = 4;
>+		rdev->config.evergreen.max_tile_pipes = 8;
> 		rdev->config.evergreen.max_simds = 2;
> 		rdev->config.evergreen.max_backends = 1 * rdev->config.evergreen.num_ses;
> 		rdev->config.evergreen.max_gprs = 256;
>@@ -1864,7 +1864,7 @@ static void evergreen_gpu_init(struct radeon_device *rdev)
> 		rdev->config.evergreen.sc_prim_fifo_size = 0x40;
> 		rdev->config.evergreen.sc_hiz_tile_fifo_size = 0x30;
> 		rdev->config.evergreen.sc_earlyz_tile_fifo_size = 0x130;
>-		gb_addr_config = REDWOOD_GB_ADDR_CONFIG_GOLDEN;
>+		gb_addr_config = SUMO2_GB_ADDR_CONFIG_GOLDEN;
> 		break;
> 	case CHIP_BARTS:
> 		rdev->config.evergreen.num_ses = 2;
>@@ -1912,7 +1912,7 @@ static void evergreen_gpu_init(struct radeon_device *rdev)
> 		break;
> 	case CHIP_CAICOS:
> 		rdev->config.evergreen.num_ses = 1;
>-		rdev->config.evergreen.max_pipes = 4;
>+		rdev->config.evergreen.max_pipes = 2;
> 		rdev->config.evergreen.max_tile_pipes = 2;
> 		rdev->config.evergreen.max_simds = 2;
> 		rdev->config.evergreen.max_backends = 1 * rdev->config.evergreen.num_ses;
>diff --git a/drivers/gpu/drm/radeon/evergreend.h b/drivers/gpu/drm/radeon/evergreend.h
>index df542f1..52c89c9 100644
>--- a/drivers/gpu/drm/radeon/evergreend.h
>+++ b/drivers/gpu/drm/radeon/evergreend.h
>@@ -45,6 +45,8 @@
> #define TURKS_GB_ADDR_CONFIG_GOLDEN          0x02010002
> #define CEDAR_GB_ADDR_CONFIG_GOLDEN          0x02010001
> #define CAICOS_GB_ADDR_CONFIG_GOLDEN         0x02010001
>+#define SUMO_GB_ADDR_CONFIG_GOLDEN           0x02010002
>+#define SUMO2_GB_ADDR_CONFIG_GOLDEN          0x02010002
> 
> /* Registers */
> 
>-- 
>1.7.11.7
>

Actions: View | Splinter Review

Attachments on bug 56405: 69083 | 69132 | 69133 | 69497 | 69640 | 70326 | 70327 | 70453 | 70454 | 71284 | 75082

Use of freedesktop.org services, including Bugzilla, is subject to our Code of Conduct. How we collect and use information is described in our Privacy Policy.