Attachment 78964 Details for Bug 63451 – Both VGA and DP work at 1024 X 768, both can display

Both VGA and DP work at 1024 X 768, both can display

V1024D1024Success (text/plain), 14.83 KB, created by XiongZhang on 2013-05-07 05:30:37 UTC

(hide)

Description:

Filename:

MIME Type:

Creator: XiongZhang

Created: 2013-05-07 05:30:37 UTC

Size: 14.83 KB

patch

obsolete

>                    PGETBL_CTL: 0x00000000
>               GEN6_INSTDONE_1: 0x00000000
>               GEN6_INSTDONE_2: 0x00000000
>                  CPU_VGACNTRL: 0x80000000 (disabled)
>    DIGITAL_PORT_HOTPLUG_CNTRL: 0x00000000
>                     RR_HW_CTL: 0x00000000 (low 0, high 0)
>                FDI_PLL_BIOS_0: 0x00000000
>                FDI_PLL_BIOS_1: 0x00000000
>                FDI_PLL_BIOS_2: 0x00000000
>       DISPLAY_PORT_PLL_BIOS_0: 0x00000000
>       DISPLAY_PORT_PLL_BIOS_1: 0x00000000
>       DISPLAY_PORT_PLL_BIOS_2: 0x00000000
>              FDI_PLL_FREQ_CTL: 0x00000000
>                     PIPEACONF: 0xc0000000 (enabled, active, pf-pd, rotate 0, 8bpc)
>                      HTOTAL_A: 0x051f03ff (1024 active, 1312 total)
>                      HBLANK_A: 0x051f03ff (1024 start, 1312 end)
>                       HSYNC_A: 0x046f040f (1040 start, 1136 end)
>                      VTOTAL_A: 0x031f02ff (768 active, 800 total)
>                      VBLANK_A: 0x031f02ff (768 start, 800 end)
>                       VSYNC_A: 0x03030300 (769 start, 772 end)
>                  VSYNCSHIFT_A: 0x00000000
>                      PIPEASRC: 0x03ff02ff (1024, 768)
>                 PIPEA_DATA_M1: 0x7e380000 (TU 64, val 0x380000 3670016)
>                 PIPEA_DATA_N1: 0x00400000 (val 0x400000 4194304)
>                 PIPEA_DATA_M2: 0x00000000 (TU 1, val 0x0 0)
>                 PIPEA_DATA_N2: 0x00000000 (val 0x0 0)
>                 PIPEA_LINK_M1: 0x00025555 (val 0x25555 152917)
>                 PIPEA_LINK_N1: 0x00080000 (val 0x80000 524288)
>                 PIPEA_LINK_M2: 0x00000000 (val 0x0 0)
>                 PIPEA_LINK_N2: 0x00000000 (val 0x0 0)
>                      DSPACNTR: 0xd8004000 (enabled)
>                      DSPABASE: 0x00000000
>                    DSPASTRIDE: 0x00001000 (64)
>                      DSPASURF: 0x0093d000
>                   DSPATILEOFF: 0x00000000 (0, 0)
>                     PIPEBCONF: 0xc0000000 (enabled, active, pf-pd, rotate 0, 8bpc)
>                      HTOTAL_B: 0x053f03ff (1024 active, 1344 total)
>                      HBLANK_B: 0x053f03ff (1024 start, 1344 end)
>                       HSYNC_B: 0x049f0417 (1048 start, 1184 end)
>                      VTOTAL_B: 0x032502ff (768 active, 806 total)
>                      VBLANK_B: 0x032502ff (768 start, 806 end)
>                       VSYNC_B: 0x03080302 (771 start, 777 end)
>                  VSYNCSHIFT_B: 0x00000000
>                      PIPEBSRC: 0x03ff02ff (1024, 768)
>                 PIPEB_DATA_M1: 0x7e2e38e3 (TU 64, val 0x2e38e3 3029219)
>                 PIPEB_DATA_N1: 0x00400000 (val 0x400000 4194304)
>                 PIPEB_DATA_M2: 0x00000000 (TU 1, val 0x0 0)
>                 PIPEB_DATA_N2: 0x00000000 (val 0x0 0)
>                 PIPEB_LINK_M1: 0x0001ed09 (val 0x1ed09 126217)
>                 PIPEB_LINK_N1: 0x00080000 (val 0x80000 524288)
>                 PIPEB_LINK_M2: 0x00000000 (val 0x0 0)
>                 PIPEB_LINK_N2: 0x00000000 (val 0x0 0)
>                      DSPBCNTR: 0xd8004000 (enabled)
>                      DSPBBASE: 0x00000000
>                    DSPBSTRIDE: 0x00001000 (64)
>                      DSPBSURF: 0x0093d000
>                   DSPBTILEOFF: 0x00000000 (0, 0)
>                     PIPECCONF: 0x00000000 (disabled, inactive, pf-pd, rotate 0, 8bpc)
>                      HTOTAL_C: 0x00000000 (1 active, 1 total)
>                      HBLANK_C: 0x00000000 (1 start, 1 end)
>                       HSYNC_C: 0x00000000 (1 start, 1 end)
>                      VTOTAL_C: 0x00000000 (1 active, 1 total)
>                      VBLANK_C: 0x00000000 (1 start, 1 end)
>                       VSYNC_C: 0x00000000 (1 start, 1 end)
>                  VSYNCSHIFT_C: 0x00000000
>                      PIPECSRC: 0x00000000 (1, 1)
>                 PIPEC_DATA_M1: 0x00000000 (TU 1, val 0x0 0)
>                 PIPEC_DATA_N1: 0x00000000 (val 0x0 0)
>                 PIPEC_DATA_M2: 0x00000000 (TU 1, val 0x0 0)
>                 PIPEC_DATA_N2: 0x00000000 (val 0x0 0)
>                 PIPEC_LINK_M1: 0x00000000 (val 0x0 0)
>                 PIPEC_LINK_N1: 0x00000000 (val 0x0 0)
>                 PIPEC_LINK_M2: 0x00000000 (val 0x0 0)
>                 PIPEC_LINK_N2: 0x00000000 (val 0x0 0)
>                      DSPCCNTR: 0x00004000 (disabled)
>                      DSPCBASE: 0x00000000
>                    DSPCSTRIDE: 0x00000000 (0)
>                      DSPCSURF: 0x00000000
>                   DSPCTILEOFF: 0x00000000 (0, 0)
>                     PFA_CTL_1: 0x00000000 (disable, auto_scale yes, auto_scale_cal no, v_filter enable, vadapt disable, mode least, filter_sel programmed,chroma pre-filter disable, vert3tap auto, v_inter_invert field 1)
>                     PFA_CTL_2: 0x00007e80 (vscale 0.988281)
>                     PFA_CTL_3: 0x00003f40 (vscale initial phase 0.494141)
>                     PFA_CTL_4: 0x00007e00 (hscale 0.984375)
>                   PFA_WIN_POS: 0x00000000 (0, 0)
>                  PFA_WIN_SIZE: 0x00000000 (0, 0)
>                     PFB_CTL_1: 0x00000000 (disable, auto_scale yes, auto_scale_cal no, v_filter enable, vadapt disable, mode least, filter_sel programmed,chroma pre-filter disable, vert3tap auto, v_inter_invert field 1)
>                     PFB_CTL_2: 0x00007e80 (vscale 0.988281)
>                     PFB_CTL_3: 0x00003f40 (vscale initial phase 0.494141)
>                     PFB_CTL_4: 0x00007e00 (hscale 0.984375)
>                   PFB_WIN_POS: 0x00000000 (0, 0)
>                  PFB_WIN_SIZE: 0x00000000 (0, 0)
>                     PFC_CTL_1: 0x00000000 (disable, auto_scale yes, auto_scale_cal no, v_filter enable, vadapt disable, mode least, filter_sel programmed,chroma pre-filter disable, vert3tap auto, v_inter_invert field 1)
>                     PFC_CTL_2: 0x00007e80 (vscale 0.988281)
>                     PFC_CTL_3: 0x00003f40 (vscale initial phase 0.494141)
>                     PFC_CTL_4: 0x00007e00 (hscale 0.984375)
>                   PFC_WIN_POS: 0x00000000 (0, 0)
>                  PFC_WIN_SIZE: 0x00000000 (0, 0)
>              PCH_DREF_CONTROL: 0x00000400 (cpu source disable, ssc_source disable, nonspread_source enable, superspread_source disable, ssc4_mode downspread, ssc1 disable, ssc4 disable)
>               PCH_RAWCLK_FREQ: 0x0000007d (FDL_TP1 timer 0.5us, FDL_TP2 timer 1.5us, freq 125)
>              PCH_DPLL_TMR_CFG: 0x0271186a
>                PCH_SSC4_PARMS: 0x01204860
>            PCH_SSC4_AUX_PARMS: 0x000029c5
>                  PCH_DPLL_SEL: 0x00000098 (TransA DPLL enable (DPLL A), TransB DPLL enable (DPLL B))
>           PCH_DPLL_ANALOG_CTL: 0x00008000
>                    PCH_DPLL_A: 0x84080008 (enable, sdvo high speed no, mode (null), p2 (null), FPA0 P1 4, FPA1 P1 4, refclk default 120Mhz, sdvo/hdmi mul 1)
>                    PCH_DPLL_B: 0xc4020002 (enable, sdvo high speed yes, mode (null), p2 (null), FPA0 P1 2, FPA1 P1 2, refclk default 120Mhz, sdvo/hdmi mul 1)
>                      PCH_FPA0: 0x00010c07 (n = 1, m1 = 12, m2 = 7)
>                      PCH_FPA1: 0x00010c07 (n = 1, m1 = 12, m2 = 7)
>                      PCH_FPB0: 0x00010c09 (n = 1, m1 = 12, m2 = 9)
>                      PCH_FPB1: 0x00010c09 (n = 1, m1 = 12, m2 = 9)
>                TRANS_HTOTAL_A: 0x051f03ff (1024 active, 1312 total)
>                TRANS_HBLANK_A: 0x051f03ff (1024 start, 1312 end)
>                 TRANS_HSYNC_A: 0x046f040f (1040 start, 1136 end)
>                TRANS_VTOTAL_A: 0x031f02ff (768 active, 800 total)
>                TRANS_VBLANK_A: 0x031f02ff (768 start, 800 end)
>                 TRANS_VSYNC_A: 0x03030300 (769 start, 772 end)
>            TRANS_VSYNCSHIFT_A: 0x00000000
>                TRANSA_DATA_M1: 0x00000000 (TU 1, val 0x0 0)
>                TRANSA_DATA_N1: 0x00000000 (val 0x0 0)
>                TRANSA_DATA_M2: 0x00000000 (TU 1, val 0x0 0)
>                TRANSA_DATA_N2: 0x00000000 (val 0x0 0)
>             TRANSA_DP_LINK_M1: 0x00000000 (val 0x0 0)
>             TRANSA_DP_LINK_N1: 0x00000000 (val 0x0 0)
>             TRANSA_DP_LINK_M2: 0x00000000 (val 0x0 0)
>             TRANSA_DP_LINK_N2: 0x00000000 (val 0x0 0)
>                TRANS_HTOTAL_B: 0x053f03ff (1024 active, 1344 total)
>                TRANS_HBLANK_B: 0x053f03ff (1024 start, 1344 end)
>                 TRANS_HSYNC_B: 0x049f0417 (1048 start, 1184 end)
>                TRANS_VTOTAL_B: 0x032502ff (768 active, 806 total)
>                TRANS_VBLANK_B: 0x032502ff (768 start, 806 end)
>                 TRANS_VSYNC_B: 0x03080302 (771 start, 777 end)
>            TRANS_VSYNCSHIFT_B: 0x00000000
>                TRANSB_DATA_M1: 0x7e2684bd (TU 64, val 0x2684bd 2524349)
>                TRANSB_DATA_N1: 0x00400000 (val 0x400000 4194304)
>                TRANSB_DATA_M2: 0x00000000 (TU 1, val 0x0 0)
>                TRANSB_DATA_N2: 0x00000000 (val 0x0 0)
>             TRANSB_DP_LINK_M1: 0x00019add (val 0x19add 105181)
>             TRANSB_DP_LINK_N1: 0x00040000 (val 0x40000 262144)
>             TRANSB_DP_LINK_M2: 0x00000000 (val 0x0 0)
>             TRANSB_DP_LINK_N2: 0x00000000 (val 0x0 0)
>                TRANS_HTOTAL_C: 0x00000000 (1 active, 1 total)
>                TRANS_HBLANK_C: 0x00000000 (1 start, 1 end)
>                 TRANS_HSYNC_C: 0x00000000 (1 start, 1 end)
>                TRANS_VTOTAL_C: 0x00000000 (1 active, 1 total)
>                TRANS_VBLANK_C: 0x00000000 (1 start, 1 end)
>                 TRANS_VSYNC_C: 0x00000000 (1 start, 1 end)
>            TRANS_VSYNCSHIFT_C: 0x00000000
>                TRANSC_DATA_M1: 0x00000000 (TU 1, val 0x0 0)
>                TRANSC_DATA_N1: 0x00000000 (val 0x0 0)
>                TRANSC_DATA_M2: 0x00000000 (TU 1, val 0x0 0)
>                TRANSC_DATA_N2: 0x00000000 (val 0x0 0)
>             TRANSC_DP_LINK_M1: 0x00000000 (val 0x0 0)
>             TRANSC_DP_LINK_N1: 0x00000000 (val 0x0 0)
>             TRANSC_DP_LINK_M2: 0x00000000 (val 0x0 0)
>             TRANSC_DP_LINK_N2: 0x00000000 (val 0x0 0)
>                    TRANSACONF: 0xc0000000 (enable, active, progressive)
>                    TRANSBCONF: 0xc0000000 (enable, active, progressive)
>                    TRANSCCONF: 0x00000000 (disable, inactive, progressive)
>                   FDI_TXA_CTL: 0x80044b00 (enable, train pattern pattern_1, voltage swing 0.4V,pre-emphasis 0dB, port width X1, enhanced framing enable, FDI PLL enable, scrambing enable, master mode disable)
>                   FDI_TXB_CTL: 0x80044b00 (enable, train pattern pattern_1, voltage swing 0.4V,pre-emphasis 0dB, port width X1, enhanced framing enable, FDI PLL enable, scrambing enable, master mode disable)
>                   FDI_TXC_CTL: 0x00040000 (disable, train pattern pattern_1, voltage swing 0.4V,pre-emphasis 0dB, port width X1, enhanced framing enable, FDI PLL disable, scrambing enable, master mode disable)
>                   FDI_RXA_CTL: 0x8c002b50 (enable, train pattern not train, port width X1, 8bpc,link_reverse_strap_overwrite no, dmi_link_reverse no, FDI PLL enable,FS ecc enable, FE ecc disable, FS err report enable, FE err report enable,scrambing enable, enhanced framing enable, PCDClk)
>                   FDI_RXB_CTL: 0x8c002b50 (enable, train pattern not train, port width X1, 8bpc,link_reverse_strap_overwrite no, dmi_link_reverse no, FDI PLL enable,FS ecc enable, FE ecc disable, FS err report enable, FE err report enable,scrambing enable, enhanced framing enable, PCDClk)
>                   FDI_RXC_CTL: 0x00000040 (disable, train pattern pattern_1, port width X1, 8bpc,link_reverse_strap_overwrite no, dmi_link_reverse no, FDI PLL disable,FS ecc disable, FE ecc disable, FS err report disable, FE err report disable,scrambing enable, enhanced framing enable, RawClk)
>                  DPAFE_BMFUNC: 0x0001d233
>             DPAFE_DL_IREFCAL0: 0x00d22bdc
>             DPAFE_DL_IREFCAL1: 0x00d22bdc
>              DPAFE_DP_IREFCAL: 0x80d2218c
>             PCH_DSPCLK_GATE_D: 0x10000000
>              PCH_DSP_CHICKEN1: 0xa0000000
>              PCH_DSP_CHICKEN2: 0x00000000
>              PCH_DSP_CHICKEN3: 0x00000024
>                  FDI_RXA_MISC: 0x00200090 (FDI Delay 144)
>                  FDI_RXB_MISC: 0x00200090 (FDI Delay 144)
>                  FDI_RXC_MISC: 0x00200080 (FDI Delay 128)
>               FDI_RXA_TUSIZE1: 0x7e000000
>               FDI_RXA_TUSIZE2: 0x7e000000
>               FDI_RXB_TUSIZE1: 0x7e000000
>               FDI_RXB_TUSIZE2: 0x7e000000
>               FDI_RXC_TUSIZE1: 0x7e000000
>               FDI_RXC_TUSIZE2: 0x7e000000
>                 FDI_PLL_CTL_1: 0x7e000000
>                 FDI_PLL_CTL_2: 0x7e000000
>                   FDI_RXA_IIR: 0x00000000
>                   FDI_RXA_IMR: 0x000008ff
>                   FDI_RXB_IIR: 0x00000000
>                   FDI_RXB_IMR: 0x000008ff
>                      PCH_ADPA: 0x83f40018 (enabled, transcoder A, +hsync, +vsync)
>                         HDMIB: 0x00000018 (disabled pipe A 8bpc SDVO DVI audio disabled +vsync +hsync non-detected)
>                         HDMIC: 0x0000001c (disabled pipe A 8bpc SDVO DVI audio disabled +vsync +hsync detected)
>                         HDMID: 0x0000001c (disabled pipe A 8bpc SDVO DVI audio disabled +vsync +hsync detected)
>                      PCH_LVDS: 0x00000000 (disabled, pipe A, 18 bit, 1 channel)
>                     CPU_eDP_A: 0x00000018
>                      PCH_DP_B: 0x00000000
>                      PCH_DP_C: 0x80480344
>                      PCH_DP_D: 0x00000004
>                TRANS_DP_CTL_A: 0x60000018 (disable port none 8bpc +vsync +hsync)
>                TRANS_DP_CTL_B: 0xa0040000 (enable port C 8bpc -vsync -hsync)
>                TRANS_DP_CTL_C: 0x60000018 (disable port none 8bpc +vsync +hsync)
>              BLC_PWM_CPU_CTL2: 0x00000000 (enable 0, pipe A)
>               BLC_PWM_CPU_CTL: 0x00000000 (cycle 0)
>              BLC_PWM_PCH_CTL1: 0x00000000 (enable 0, override 0, inverted polarity 0)
>              BLC_PWM_PCH_CTL2: 0x00000000 (freq 0, cycle 0)
>                 PCH_PP_STATUS: 0x00000000 (off, not ready, sequencing idle)
>                PCH_PP_CONTROL: 0x00000000 (blacklight disabled, do not power down on reset, panel off)
>              PCH_PP_ON_DELAYS: 0x00000000
>             PCH_PP_OFF_DELAYS: 0x00000000
>                PCH_PP_DIVISOR: 0x00186904
>                      PORT_DBG: 0x00007707 (HW DRRS off)
>            RC6_RESIDENCY_TIME: 0x00000000
>           RC6p_RESIDENCY_TIME: 0x0f3495e0
>          RC6pp_RESIDENCY_TIME: 0x00000000
>               GEN6_RP_CONTROL: 0x00000000 (disabled)
>                 GEN6_RPNSWREQ: 0x00000000
>          GEN6_RP_DOWN_TIMEOUT: 0x00000000
>      GEN6_RP_INTERRUPT_LIMITS: 0x00000000
>          GEN6_RP_UP_THRESHOLD: 0x00000000
>                 GEN6_RP_UP_EI: 0x00000000
>               GEN6_RP_DOWN_EI: 0x00000000
>        GEN6_RP_IDLE_HYSTERSIS: 0x00000000
>                 GEN6_RC_STATE: 0x00000000
>               GEN6_RC_CONTROL: 0x00000000
>      GEN6_RC1_WAKE_RATE_LIMIT: 0x00000000
>      GEN6_RC6_WAKE_RATE_LIMIT: 0x00000000
>   GEN6_RC_EVALUATION_INTERVAL: 0x00000000
>        GEN6_RC_IDLE_HYSTERSIS: 0x00000000
>                 GEN6_RC_SLEEP: 0x00000000
>           GEN6_RC1e_THRESHOLD: 0x00000000
>            GEN6_RC6_THRESHOLD: 0x00000000
>            GEN6_RC_VIDEO_FREQ: 0x00000000
>                    GEN6_PMIER: 0x00000070
>                    GEN6_PMIMR: 0x00000000
>                GEN6_PMINTRMSK: 0x00000000

Actions: View

Attachments on bug 63451: 77837 | 78540 | 78964 | 78965 | 78966

Use of freedesktop.org services, including Bugzilla, is subject to our Code of Conduct. How we collect and use information is described in our Privacy Policy.