Attachment 8908 Details for Bug 10127 – log from 855gm

log from 855gm

Xorg.0.log (text/plain), 272.22 KB, created by Daniel Stone on 2007-02-28 10:25:32 UTC

(hide)

Description:

Filename:

MIME Type:

Creator: Daniel Stone

Created: 2007-02-28 10:25:32 UTC

Size: 272.22 KB

patch

obsolete

>InitConnectionLimits: MaxClients = 256
>
>This is a pre-release version of the X server from The X.Org Foundation.
>It is not supported in any way.
>Bugs may be filed in the bugzilla at http://bugs.freedesktop.org/.
>Select the "xorg" product for bugs you find in this release.
>Before reporting bugs in pre-release versions please check the
>latest version in the X.Org Foundation git repository.
>See http://wiki.x.org/wiki/GitPage for git access instructions.
>
>X Window System Version 7.1.99.2
>Release Date: 21 December 2005
>X Protocol Version 11, Revision 0, Release 7.1.99.2
>Build Operating System: UNKNOWN 
>Current Operating System: Linux endtroducing 2.6.17-10-generic #2 SMP Fri Oct 13 18:45:35 UTC 2006 i686
>Build Date: 27 February 2007
> 
>	Before reporting problems, check http://wiki.x.org
>	to make sure that you have the latest version.
>Module Loader present
>Markers: (--) probed, (**) from config file, (==) default setting,
>	(++) from command line, (!!) notice, (II) informational,
>	(WW) warning, (EE) error, (NI) not implemented, (??) unknown.
>(==) Log file: "/var/log/Xorg.0.log", Time: Wed Feb 28 11:11:48 2007
>(==) Using config file: "/etc/X11/xorg.conf"
>DRI section parsed
>(==) ServerLayout "Default Layout"
>Found 1 screens in the layout section Default Layout(**) |-->Screen "Default Screen" (0)
>(**) |   |-->Monitor "Generic Monitor"
>(**) |   |-->Device "Intel Corporation 82852/855GM Integrated Graphics Device"
>Found 0 inactive devices in the layout section Default LayoutFound 0 input devices in the layout section Default Layout(WW) No FontPath specified.  Using compiled-in default.
>(WW) The directory "/usr/share/fonts/X11/TTF/" does not exist.
>	Entry deleted from font path.
>(WW) The directory "/usr/share/fonts/X11/OTF" does not exist.
>	Entry deleted from font path.
>(==) FontPath set to:
>	/usr/share/fonts/X11/misc/,
>	/usr/share/fonts/X11/Type1/,
>	/usr/share/fonts/X11/100dpi/,
>	/usr/share/fonts/X11/75dpi/
>(==) RgbPath set to "/usr/share/X11/rgb"
>(==) ModulePath set to "/usr/lib/xorg/modules"
>(**) Option "AllowEmptyInput"
>xf86ReadBIOS: BIOS at 0x000f8000 has signature 0xffff
>ACPI: OSPMOpen called
>ACPI: Opening device
>(II) Open ACPI successful (/var/run/acpid.socket)
>(II) Loader magic: 0x81de120
>(II) Module ABI versions:
>	X.Org ANSI C Emulation: 0.3
>	X.Org Video Driver: 1.2
>	X.Org XInput driver : 1.0
>	X.Org Server Extension : 0.3
>	X.Org Font Renderer : 0.5
>(II) Loader running on linux
>(II) LoadModule: "pcidata"
>LoaderOpen(/usr/lib/xorg/modules//libpcidata.so)
>(II) Loading /usr/lib/xorg/modules//libpcidata.so
>(II) Module pcidata: vendor="X.Org Foundation"
>	compiled for 7.1.99.2, module version = 1.0.0
>	ABI class: X.Org Video Driver, version 1.2
>(--) using VT number 7
>
>(II) PCI: PCI scan (all values are in hex)
>(II) PCI: 00:00:0: chip 8086,3580 card 1014,055c rev 02 class 06,00,00 hdr 80
>(II) PCI: 00:00:1: chip 8086,3584 card 1014,055d rev 02 class 08,80,00 hdr 00
>(II) PCI: 00:00:3: chip 8086,3585 card 1014,055e rev 02 class 08,80,00 hdr 80
>(II) PCI: 00:02:0: chip 8086,3582 card 1014,0557 rev 02 class 03,00,00 hdr 80
>(II) PCI: 00:02:1: chip 8086,3582 card 1014,0557 rev 02 class 03,80,00 hdr 80
>(II) PCI: 00:1d:0: chip 8086,24c2 card 1014,052d rev 01 class 0c,03,00 hdr 80
>(II) PCI: 00:1d:1: chip 8086,24c4 card 1014,052d rev 01 class 0c,03,00 hdr 00
>(II) PCI: 00:1d:2: chip 8086,24c7 card 1014,052d rev 01 class 0c,03,00 hdr 00
>(II) PCI: 00:1d:7: chip 8086,24cd card 1014,052e rev 01 class 0c,03,20 hdr 00
>(II) PCI: 00:1e:0: chip 8086,2448 card 0000,0000 rev 81 class 06,04,00 hdr 01
>(II) PCI: 00:1f:0: chip 8086,24cc card 0000,0000 rev 01 class 06,01,00 hdr 80
>(II) PCI: 00:1f:1: chip 8086,24ca card 1014,052d rev 01 class 01,01,8a hdr 00
>(II) PCI: 00:1f:3: chip 8086,24c3 card 1014,052d rev 01 class 0c,05,00 hdr 00
>(II) PCI: 00:1f:5: chip 8086,24c5 card 1014,0558 rev 01 class 04,01,00 hdr 00
>(II) PCI: 00:1f:6: chip 8086,24c6 card 1014,055a rev 01 class 07,03,00 hdr 00
>(II) PCI: 02:00:0: chip 1180,0476 card 3000,0000 rev 8d class 06,07,00 hdr 82
>(II) PCI: 02:00:1: chip 1180,0822 card 1014,0556 rev 13 class 08,05,00 hdr 80
>(II) PCI: 02:01:0: chip 8086,1077 card 1014,055b rev 00 class 02,00,00 hdr 00
>(II) PCI: 02:02:0: chip 8086,4220 card 8086,2712 rev 05 class 02,80,00 hdr 00
>(II) PCI: End of PCI scan
>(II) Intel Bridge workaround enabled
>(II) Host-to-PCI bridge:
>(II) Bus 0: bridge is at (0:0:0), (0,0,3), BCTRL: 0x0008 (VGA_EN is set)
>(II) Bus 0 I/O range:
>	[0] -1	0	0x00000000 - 0x0000ffff (0x10000) IX[B]
>(II) Bus 0 non-prefetchable memory range:
>	[0] -1	0	0x00000000 - 0xffffffff (0x0) MX[B]
>(II) Bus 0 prefetchable memory range:
>	[0] -1	0	0x00000000 - 0xffffffff (0x0) MX[B]
>(II) Subtractive PCI-to-PCI bridge:
>(II) Bus 2: bridge is at (0:30:0), (0,2,5), BCTRL: 0x0004 (VGA_EN is cleared)
>(II) Bus 2 I/O range:
>	[0] -1	0	0x00003000 - 0x000030ff (0x100) IX[B]
>	[1] -1	0	0x00003400 - 0x000034ff (0x100) IX[B]
>	[2] -1	0	0x00003800 - 0x000038ff (0x100) IX[B]
>	[3] -1	0	0x00003c00 - 0x00003cff (0x100) IX[B]
>	[4] -1	0	0x00004000 - 0x000040ff (0x100) IX[B]
>	[5] -1	0	0x00004400 - 0x000044ff (0x100) IX[B]
>	[6] -1	0	0x00004800 - 0x000048ff (0x100) IX[B]
>	[7] -1	0	0x00004c00 - 0x00004cff (0x100) IX[B]
>	[8] -1	0	0x00005000 - 0x000050ff (0x100) IX[B]
>	[9] -1	0	0x00005400 - 0x000054ff (0x100) IX[B]
>	[10] -1	0	0x00005800 - 0x000058ff (0x100) IX[B]
>	[11] -1	0	0x00005c00 - 0x00005cff (0x100) IX[B]
>	[12] -1	0	0x00006000 - 0x000060ff (0x100) IX[B]
>	[13] -1	0	0x00006400 - 0x000064ff (0x100) IX[B]
>	[14] -1	0	0x00006800 - 0x000068ff (0x100) IX[B]
>	[15] -1	0	0x00006c00 - 0x00006cff (0x100) IX[B]
>	[16] -1	0	0x00007000 - 0x000070ff (0x100) IX[B]
>	[17] -1	0	0x00007400 - 0x000074ff (0x100) IX[B]
>	[18] -1	0	0x00007800 - 0x000078ff (0x100) IX[B]
>	[19] -1	0	0x00007c00 - 0x00007cff (0x100) IX[B]
>(II) Bus 2 non-prefetchable memory range:
>	[0] -1	0	0xd0200000 - 0xdfffffff (0xfe00000) MX[B]
>(II) Bus 2 prefetchable memory range:
>	[0] -1	0	0xf0000000 - 0xf7ffffff (0x8000000) MX[B]
>(II) PCI-to-ISA bridge:
>(II) Bus -1: bridge is at (0:31:0), (0,-1,-1), BCTRL: 0x0008 (VGA_EN is set)
>(II) PCI-to-CardBus bridge:
>(II) Bus 3: bridge is at (2:0:0), (2,3,4), BCTRL: 0x0580 (VGA_EN is cleared)
>(II) Bus 3 I/O range:
>	[0] -1	0	0x00003000 - 0x000030ff (0x100) IX[B]
>	[1] -1	0	0x00003400 - 0x000034ff (0x100) IX[B]
>(II) Bus 3 non-prefetchable memory range:
>	[0] -1	0	0xd2000000 - 0xd3ffffff (0x2000000) MX[B]
>(II) Bus 3 prefetchable memory range:
>	[0] -1	0	0xf0000000 - 0xf1ffffff (0x2000000) MX[B]
>(--) PCI:*(0:2:0) Intel Corporation 82852/855GM Integrated Graphics Device rev 2, Mem @ 0xe0000000/27, 0xd0000000/19, I/O @ 0x1800/3
>(--) PCI: (0:2:1) Intel Corporation 82852/855GM Integrated Graphics Device rev 2, Mem @ 0xe8000000/27, 0xd0080000/19
>(II) Addressable bus resource ranges are
>	[0] -1	0	0x00000000 - 0xffffffff (0x0) MX[B]
>	[1] -1	0	0x00000000 - 0x0000ffff (0x10000) IX[B]
>(II) OS-reported resource ranges:
>	[0] -1	0	0x00100000 - 0x3fffffff (0x3ff00000) MX[B]E(B)
>	[1] -1	0	0x000f0000 - 0x000fffff (0x10000) MX[B]
>	[2] -1	0	0x000c0000 - 0x000effff (0x30000) MX[B]
>	[3] -1	0	0x00000000 - 0x0009ffff (0xa0000) MX[B]
>	[4] -1	0	0x0000ffff - 0x0000ffff (0x1) IX[B]
>	[5] -1	0	0x00000000 - 0x000000ff (0x100) IX[B]
>(II) Active PCI resource ranges:
>	[0] -1	0	0xd0220000 - 0xd0220fff (0x1000) MX[B]
>	[1] -1	0	0xd0200000 - 0xd021ffff (0x20000) MX[B]
>	[2] -1	0	0xd0221000 - 0xd02210ff (0x100) MX[B]
>	[3] -1	0	0xd0100800 - 0xd01008ff (0x100) MX[B]
>	[4] -1	0	0xd0100c00 - 0xd0100dff (0x200) MX[B]
>	[5] -1	0	0x50000000 - 0x500003ff (0x400) MX[B]
>	[6] -1	0	0xd0100000 - 0xd01003ff (0x400) MX[B]
>	[7] -1	0	0xd0080000 - 0xd00fffff (0x80000) MX[B](B)
>	[8] -1	0	0xe8000000 - 0xefffffff (0x8000000) MX[B](B)
>	[9] -1	0	0xd0000000 - 0xd007ffff (0x80000) MX[B](B)
>	[10] -1	0	0xe0000000 - 0xe7ffffff (0x8000000) MX[B](B)
>	[11] -1	0	0x00007000 - 0x0000703f (0x40) IX[B]
>	[12] -1	0	0x00002000 - 0x0000207f (0x80) IX[B]
>	[13] -1	0	0x00002400 - 0x000024ff (0x100) IX[B]
>	[14] -1	0	0x000018c0 - 0x000018ff (0x40) IX[B]
>	[15] -1	0	0x00001c00 - 0x00001cff (0x100) IX[B]
>	[16] -1	0	0x00001880 - 0x0000189f (0x20) IX[B]
>	[17] -1	0	0x00001810 - 0x0000181f (0x10) IX[B]
>	[18] -1	0	0x00001860 - 0x0000187f (0x20) IX[B]
>	[19] -1	0	0x00001840 - 0x0000185f (0x20) IX[B]
>	[20] -1	0	0x00001820 - 0x0000183f (0x20) IX[B]
>	[21] -1	0	0x00001800 - 0x00001807 (0x8) IX[B](B)
>(II) Active PCI resource ranges after removing overlaps:
>	[0] -1	0	0xd0220000 - 0xd0220fff (0x1000) MX[B]
>	[1] -1	0	0xd0200000 - 0xd021ffff (0x20000) MX[B]
>	[2] -1	0	0xd0221000 - 0xd02210ff (0x100) MX[B]
>	[3] -1	0	0xd0100800 - 0xd01008ff (0x100) MX[B]
>	[4] -1	0	0xd0100c00 - 0xd0100dff (0x200) MX[B]
>	[5] -1	0	0x50000000 - 0x500003ff (0x400) MX[B]
>	[6] -1	0	0xd0100000 - 0xd01003ff (0x400) MX[B]
>	[7] -1	0	0xd0080000 - 0xd00fffff (0x80000) MX[B](B)
>	[8] -1	0	0xe8000000 - 0xefffffff (0x8000000) MX[B](B)
>	[9] -1	0	0xd0000000 - 0xd007ffff (0x80000) MX[B](B)
>	[10] -1	0	0xe0000000 - 0xe7ffffff (0x8000000) MX[B](B)
>	[11] -1	0	0x00007000 - 0x0000703f (0x40) IX[B]
>	[12] -1	0	0x00002000 - 0x0000207f (0x80) IX[B]
>	[13] -1	0	0x00002400 - 0x000024ff (0x100) IX[B]
>	[14] -1	0	0x000018c0 - 0x000018ff (0x40) IX[B]
>	[15] -1	0	0x00001c00 - 0x00001cff (0x100) IX[B]
>	[16] -1	0	0x00001880 - 0x0000189f (0x20) IX[B]
>	[17] -1	0	0x00001810 - 0x0000181f (0x10) IX[B]
>	[18] -1	0	0x00001860 - 0x0000187f (0x20) IX[B]
>	[19] -1	0	0x00001840 - 0x0000185f (0x20) IX[B]
>	[20] -1	0	0x00001820 - 0x0000183f (0x20) IX[B]
>	[21] -1	0	0x00001800 - 0x00001807 (0x8) IX[B](B)
>(II) OS-reported resource ranges after removing overlaps with PCI:
>	[0] -1	0	0x00100000 - 0x3fffffff (0x3ff00000) MX[B]E(B)
>	[1] -1	0	0x000f0000 - 0x000fffff (0x10000) MX[B]
>	[2] -1	0	0x000c0000 - 0x000effff (0x30000) MX[B]
>	[3] -1	0	0x00000000 - 0x0009ffff (0xa0000) MX[B]
>	[4] -1	0	0x0000ffff - 0x0000ffff (0x1) IX[B]
>	[5] -1	0	0x00000000 - 0x000000ff (0x100) IX[B]
>(II) All system resource ranges:
>	[0] -1	0	0x00100000 - 0x3fffffff (0x3ff00000) MX[B]E(B)
>	[1] -1	0	0x000f0000 - 0x000fffff (0x10000) MX[B]
>	[2] -1	0	0x000c0000 - 0x000effff (0x30000) MX[B]
>	[3] -1	0	0x00000000 - 0x0009ffff (0xa0000) MX[B]
>	[4] -1	0	0xd0220000 - 0xd0220fff (0x1000) MX[B]
>	[5] -1	0	0xd0200000 - 0xd021ffff (0x20000) MX[B]
>	[6] -1	0	0xd0221000 - 0xd02210ff (0x100) MX[B]
>	[7] -1	0	0xd0100800 - 0xd01008ff (0x100) MX[B]
>	[8] -1	0	0xd0100c00 - 0xd0100dff (0x200) MX[B]
>	[9] -1	0	0x50000000 - 0x500003ff (0x400) MX[B]
>	[10] -1	0	0xd0100000 - 0xd01003ff (0x400) MX[B]
>	[11] -1	0	0xd0080000 - 0xd00fffff (0x80000) MX[B](B)
>	[12] -1	0	0xe8000000 - 0xefffffff (0x8000000) MX[B](B)
>	[13] -1	0	0xd0000000 - 0xd007ffff (0x80000) MX[B](B)
>	[14] -1	0	0xe0000000 - 0xe7ffffff (0x8000000) MX[B](B)
>	[15] -1	0	0x0000ffff - 0x0000ffff (0x1) IX[B]
>	[16] -1	0	0x00000000 - 0x000000ff (0x100) IX[B]
>	[17] -1	0	0x00007000 - 0x0000703f (0x40) IX[B]
>	[18] -1	0	0x00002000 - 0x0000207f (0x80) IX[B]
>	[19] -1	0	0x00002400 - 0x000024ff (0x100) IX[B]
>	[20] -1	0	0x000018c0 - 0x000018ff (0x40) IX[B]
>	[21] -1	0	0x00001c00 - 0x00001cff (0x100) IX[B]
>	[22] -1	0	0x00001880 - 0x0000189f (0x20) IX[B]
>	[23] -1	0	0x00001810 - 0x0000181f (0x10) IX[B]
>	[24] -1	0	0x00001860 - 0x0000187f (0x20) IX[B]
>	[25] -1	0	0x00001840 - 0x0000185f (0x20) IX[B]
>	[26] -1	0	0x00001820 - 0x0000183f (0x20) IX[B]
>	[27] -1	0	0x00001800 - 0x00001807 (0x8) IX[B](B)
>(II) LoadModule: "i2c"(II) Module alread ybuilt-in(II) LoadModule: "dri"
>LoaderOpen(/usr/lib/xorg/modules/extensions//libdri.so)
>(II) Loading /usr/lib/xorg/modules/extensions//libdri.so
>(II) Module dri: vendor="X.Org Foundation"
>	compiled for 7.1.99.2, module version = 1.0.0
>	ABI class: X.Org Server Extension, version 0.3
>(II) Loading extension XFree86-DRI
>(II) LoadModule: "extmod"
>LoaderOpen(/usr/lib/xorg/modules/extensions//libextmod.so)
>(II) Loading /usr/lib/xorg/modules/extensions//libextmod.so
>(II) Module extmod: vendor="X.Org Foundation"
>	compiled for 7.1.99.2, module version = 1.0.0
>	Module class: X.Org Server Extension
>	ABI class: X.Org Server Extension, version 0.3
>(II) Loading extension SHAPE
>(II) Loading extension MIT-SUNDRY-NONSTANDARD
>(II) Loading extension BIG-REQUESTS
>(II) Loading extension SYNC
>(II) Loading extension MIT-SCREEN-SAVER
>(II) Loading extension XC-MISC
>(II) Loading extension XFree86-VidModeExtension
>(II) Loading extension XFree86-Misc
>(II) Loading extension XFree86-DGA
>(II) Loading extension DPMS
>(II) Loading extension TOG-CUP
>(II) Loading extension Extended-Visual-Information
>(II) Loading extension XVideo
>(II) Loading extension XVideo-MotionCompensation
>(II) Loading extension X-Resource
>(II) LoadModule: "glx"
>LoaderOpen(/usr/lib/xorg/modules/extensions//libglx.so)
>(II) Loading /usr/lib/xorg/modules/extensions//libglx.so
>(II) Module glx: vendor="X.Org Foundation"
>	compiled for 7.1.99.2, module version = 1.0.0
>	ABI class: X.Org Server Extension, version 0.3
>(==) AIGLX enabled
>(II) Loading extension GLX
>(II) LoadModule: "int10"
>LoaderOpen(/usr/lib/xorg/modules//libint10.so)
>(II) Loading /usr/lib/xorg/modules//libint10.so
>(II) Module int10: vendor="X.Org Foundation"
>	compiled for 7.1.99.2, module version = 1.0.0
>	ABI class: X.Org Video Driver, version 1.2
>(II) LoadModule: "vbe"
>LoaderOpen(/usr/lib/xorg/modules//libvbe.so)
>(II) Loading /usr/lib/xorg/modules//libvbe.so
>(II) Module vbe: vendor="X.Org Foundation"
>	compiled for 7.1.99.2, module version = 1.1.0
>	ABI class: X.Org Video Driver, version 1.2
>(II) LoadModule: "i810"
>LoaderOpen(/usr/lib/xorg/modules/drivers//i810_drv.so)
>(II) Loading /usr/lib/xorg/modules/drivers//i810_drv.so
>(II) Module i810: vendor="X.Org Foundation"
>	compiled for 7.1.99.2, module version = 10.90.90
>	Module class: X.Org Video Driver
>	ABI class: X.Org Video Driver, version 1.2
>(II) intel: Driver for Intel Integrated Graphics Chipsets: i810,
>	i810-dc100, i810e, i815, i830M, 845G, 852GM/855GM, 865G, 915G,
>	E7221 (i915), 915GM, 945G, 945GM, 965G, 965G, 965Q, 946GZ
>pciBusAccessDisable: bus=3
>pciBusAccessDisable: bus=2
>pciIo_MemAccessDisable: 0x01000
>(II) Primary Device is: PCI 00:02:0
>intel instances found: 2
>(--) Assigning device section with no busID to primary device
>intel instances found: 1
>(--) Chipset 852GM/855GM found
>intel: card at 0:2:0 is claimed by a Device section
>xf86AllocateScreen - xf86Screens[0]->pScreen = (nil)
>(II) resource ranges after xf86ClaimFixedResources() call:
>	[0] -1	0	0x00100000 - 0x3fffffff (0x3ff00000) MX[B]E(B)
>	[1] -1	0	0x000f0000 - 0x000fffff (0x10000) MX[B]
>	[2] -1	0	0x000c0000 - 0x000effff (0x30000) MX[B]
>	[3] -1	0	0x00000000 - 0x0009ffff (0xa0000) MX[B]
>	[4] -1	0	0xd0220000 - 0xd0220fff (0x1000) MX[B]
>	[5] -1	0	0xd0200000 - 0xd021ffff (0x20000) MX[B]
>	[6] -1	0	0xd0221000 - 0xd02210ff (0x100) MX[B]
>	[7] -1	0	0xd0100800 - 0xd01008ff (0x100) MX[B]
>	[8] -1	0	0xd0100c00 - 0xd0100dff (0x200) MX[B]
>	[9] -1	0	0x50000000 - 0x500003ff (0x400) MX[B]
>	[10] -1	0	0xd0100000 - 0xd01003ff (0x400) MX[B]
>	[11] -1	0	0xd0080000 - 0xd00fffff (0x80000) MX[B](B)
>	[12] -1	0	0xe8000000 - 0xefffffff (0x8000000) MX[B](B)
>	[13] -1	0	0xd0000000 - 0xd007ffff (0x80000) MX[B](B)
>	[14] -1	0	0xe0000000 - 0xe7ffffff (0x8000000) MX[B](B)
>	[15] -1	0	0x0000ffff - 0x0000ffff (0x1) IX[B]
>	[16] -1	0	0x00000000 - 0x000000ff (0x100) IX[B]
>	[17] -1	0	0x00007000 - 0x0000703f (0x40) IX[B]
>	[18] -1	0	0x00002000 - 0x0000207f (0x80) IX[B]
>	[19] -1	0	0x00002400 - 0x000024ff (0x100) IX[B]
>	[20] -1	0	0x000018c0 - 0x000018ff (0x40) IX[B]
>	[21] -1	0	0x00001c00 - 0x00001cff (0x100) IX[B]
>	[22] -1	0	0x00001880 - 0x0000189f (0x20) IX[B]
>	[23] -1	0	0x00001810 - 0x0000181f (0x10) IX[B]
>	[24] -1	0	0x00001860 - 0x0000187f (0x20) IX[B]
>	[25] -1	0	0x00001840 - 0x0000185f (0x20) IX[B]
>	[26] -1	0	0x00001820 - 0x0000183f (0x20) IX[B]
>	[27] -1	0	0x00001800 - 0x00001807 (0x8) IX[B](B)
>(II) to be registered later:
>	[0] 1	0	0x000b8000 - 0x000bffff (0x8000) MS[B]
>	[1] 1	0	0x000b0000 - 0x000b7fff (0x8000) MS[B]
>	[2] 1	0	0x000a0000 - 0x000affff (0x10000) MS[B]
>	[3] 1	0	0x000003c0 - 0x000003df (0x20) IS[B]
>	[4] 1	0	0x000003b0 - 0x000003bb (0xc) IS[B]
>(II) Sys:
>	[0] -1	0	0xd0220000 - 0xd0220fff (0x1000) MX[B]
>	[1] -1	0	0xd0200000 - 0xd021ffff (0x20000) MX[B]
>	[2] -1	0	0xd0221000 - 0xd02210ff (0x100) MX[B]
>	[3] -1	0	0xd0100800 - 0xd01008ff (0x100) MX[B]
>	[4] -1	0	0xd0100c00 - 0xd0100dff (0x200) MX[B]
>	[5] -1	0	0x50000000 - 0x500003ff (0x400) MX[B]
>	[6] -1	0	0xd0100000 - 0xd01003ff (0x400) MX[B]
>	[7] -1	0	0x00000000 - 0x00000000 (0x1) MX[B]
>	[8] -1	0	0x00100000 - 0x3fffffff (0x3ff00000) MX[B]E(B)
>	[9] -1	0	0x000f0000 - 0x000fffff (0x10000) MX[B]
>	[10] -1	0	0x000c0000 - 0x000effff (0x30000) MX[B]
>	[11] -1	0	0x00000000 - 0x0009ffff (0xa0000) MX[B]
>	[12] -1	0	0x00007000 - 0x0000703f (0x40) IX[B]
>	[13] -1	0	0x00002000 - 0x0000207f (0x80) IX[B]
>	[14] -1	0	0x00002400 - 0x000024ff (0x100) IX[B]
>	[15] -1	0	0x000018c0 - 0x000018ff (0x40) IX[B]
>	[16] -1	0	0x00001c00 - 0x00001cff (0x100) IX[B]
>	[17] -1	0	0x00001880 - 0x0000189f (0x20) IX[B]
>	[18] -1	0	0x00001810 - 0x0000181f (0x10) IX[B]
>	[19] -1	0	0x00000000 - 0x00000000 (0x1) IX[B]
>	[20] -1	0	0x00000000 - 0x00000000 (0x1) IX[B]
>	[21] -1	0	0x00000000 - 0x00000000 (0x1) IX[B]
>	[22] -1	0	0x00000000 - 0x00000000 (0x1) IX[B]
>	[23] -1	0	0x00001860 - 0x0000187f (0x20) IX[B]
>	[24] -1	0	0x00001840 - 0x0000185f (0x20) IX[B]
>	[25] -1	0	0x00001820 - 0x0000183f (0x20) IX[B]
>	[26] -1	0	0x0000ffff - 0x0000ffff (0x1) IX[B]
>	[27] -1	0	0x00000000 - 0x000000ff (0x100) IX[B]
>(II) NonSys:
>	[0] -1	0	0xd0220000 - 0xd0220fff (0x1000) MX[B]
>	[1] -1	0	0xd0200000 - 0xd021ffff (0x20000) MX[B]
>	[2] -1	0	0xd0221000 - 0xd02210ff (0x100) MX[B]
>	[3] -1	0	0xd0100800 - 0xd01008ff (0x100) MX[B]
>	[4] -1	0	0xd0100c00 - 0xd0100dff (0x200) MX[B]
>	[5] -1	0	0x50000000 - 0x500003ff (0x400) MX[B]
>	[6] -1	0	0xd0100000 - 0xd01003ff (0x400) MX[B]
>	[7] -1	0	0x00000000 - 0x00000000 (0x1) MX[B]
>	[8] -1	0	0x00100000 - 0x3fffffff (0x3ff00000) MX[B]E(B)
>	[9] -1	0	0x000f0000 - 0x000fffff (0x10000) MX[B]
>	[10] -1	0	0x000c0000 - 0x000effff (0x30000) MX[B]
>	[11] -1	0	0x00000000 - 0x0009ffff (0xa0000) MX[B]
>	[12] -1	0	0x00007000 - 0x0000703f (0x40) IX[B]
>	[13] -1	0	0x00002000 - 0x0000207f (0x80) IX[B]
>	[14] -1	0	0x00002400 - 0x000024ff (0x100) IX[B]
>	[15] -1	0	0x000018c0 - 0x000018ff (0x40) IX[B]
>	[16] -1	0	0x00001c00 - 0x00001cff (0x100) IX[B]
>	[17] -1	0	0x00001880 - 0x0000189f (0x20) IX[B]
>	[18] -1	0	0x00001810 - 0x0000181f (0x10) IX[B]
>	[19] -1	0	0x00000000 - 0x00000000 (0x1) IX[B]
>	[20] -1	0	0x00000000 - 0x00000000 (0x1) IX[B]
>	[21] -1	0	0x00000000 - 0x00000000 (0x1) IX[B]
>	[22] -1	0	0x00000000 - 0x00000000 (0x1) IX[B]
>	[23] -1	0	0x00001860 - 0x0000187f (0x20) IX[B]
>	[24] -1	0	0x00001840 - 0x0000185f (0x20) IX[B]
>	[25] -1	0	0x00001820 - 0x0000183f (0x20) IX[B]
>	[26] -1	0	0x0000ffff - 0x0000ffff (0x1) IX[B]
>	[27] -1	0	0x00000000 - 0x000000ff (0x100) IX[B]
>(II) avoid:
>	[0] -1	0	0xf0000000 - 0xf7ffffff (0x8000000) MX[B]
>	[1] -1	0	0xd0200000 - 0xdfffffff (0xfe00000) MX[B]
>	[2] -1	0	0x00003000 - 0x000030ff (0x100) IX[B]
>	[3] -1	0	0x00003400 - 0x000034ff (0x100) IX[B]
>	[4] -1	0	0x00003800 - 0x000038ff (0x100) IX[B]
>	[5] -1	0	0x00003c00 - 0x00003cff (0x100) IX[B]
>	[6] -1	0	0x00004000 - 0x000040ff (0x100) IX[B]
>	[7] -1	0	0x00004400 - 0x000044ff (0x100) IX[B]
>	[8] -1	0	0x00004800 - 0x000048ff (0x100) IX[B]
>	[9] -1	0	0x00004c00 - 0x00004cff (0x100) IX[B]
>	[10] -1	0	0x00005000 - 0x000050ff (0x100) IX[B]
>	[11] -1	0	0x00005400 - 0x000054ff (0x100) IX[B]
>	[12] -1	0	0x00005800 - 0x000058ff (0x100) IX[B]
>	[13] -1	0	0x00005c00 - 0x00005cff (0x100) IX[B]
>	[14] -1	0	0x00006000 - 0x000060ff (0x100) IX[B]
>	[15] -1	0	0x00006400 - 0x000064ff (0x100) IX[B]
>	[16] -1	0	0x00006800 - 0x000068ff (0x100) IX[B]
>	[17] -1	0	0x00006c00 - 0x00006cff (0x100) IX[B]
>	[18] -1	0	0x00007000 - 0x000070ff (0x100) IX[B]
>	[19] -1	0	0x00007400 - 0x000074ff (0x100) IX[B]
>	[20] -1	0	0x00007800 - 0x000078ff (0x100) IX[B]
>	[21] -1	0	0x00007c00 - 0x00007cff (0x100) IX[B]
>(II) prefetchable Memory:
>	[0] -1	0	0x00000000 - 0xffffffff (0x0) MX[B]
>(II) MEM/IO:
>	[0] -1	0	0x00000000 - 0xffffffff (0x0) MX[B]
>	[1] -1	0	0x00000000 - 0x0000ffff (0x10000) IX[B]
>(II) own:
>	[0] -1	0	0xd0000000 - 0xd007ffff (0x80000) MX[B]
>	[1] -1	0	0x00001800 - 0x00001807 (0x8) IX[B]
>(II) own:
>	[0] -1	0	0x00001800 - 0x00001807 (0x8) IX[B]
>(II) own:
>(II) own:
>(II) own:
>(II) own:
>(II) resource ranges after probing:
>	[0] -1	0	0x00100000 - 0x3fffffff (0x3ff00000) MX[B]E(B)
>	[1] -1	0	0x000f0000 - 0x000fffff (0x10000) MX[B]
>	[2] -1	0	0x000c0000 - 0x000effff (0x30000) MX[B]
>	[3] -1	0	0x00000000 - 0x0009ffff (0xa0000) MX[B]
>	[4] -1	0	0xd0220000 - 0xd0220fff (0x1000) MX[B]
>	[5] -1	0	0xd0200000 - 0xd021ffff (0x20000) MX[B]
>	[6] -1	0	0xd0221000 - 0xd02210ff (0x100) MX[B]
>	[7] -1	0	0xd0100800 - 0xd01008ff (0x100) MX[B]
>	[8] -1	0	0xd0100c00 - 0xd0100dff (0x200) MX[B]
>	[9] -1	0	0x50000000 - 0x500003ff (0x400) MX[B]
>	[10] -1	0	0xd0100000 - 0xd01003ff (0x400) MX[B]
>	[11] -1	0	0xd0080000 - 0xd00fffff (0x80000) MX[B](B)
>	[12] -1	0	0xe8000000 - 0xefffffff (0x8000000) MX[B](B)
>	[13] -1	0	0xd0000000 - 0xd007ffff (0x80000) MX[B](B)
>	[14] -1	0	0xe0000000 - 0xe7ffffff (0x8000000) MX[B](B)
>	[15] 1	0	0x000a0000 - 0x000affff (0x10000) MS[B]
>	[16] 1	0	0x000b0000 - 0x000b7fff (0x8000) MS[B]
>	[17] 1	0	0x000b8000 - 0x000bffff (0x8000) MS[B]
>	[18] -1	0	0x0000ffff - 0x0000ffff (0x1) IX[B]
>	[19] -1	0	0x00000000 - 0x000000ff (0x100) IX[B]
>	[20] -1	0	0x00007000 - 0x0000703f (0x40) IX[B]
>	[21] -1	0	0x00002000 - 0x0000207f (0x80) IX[B]
>	[22] -1	0	0x00002400 - 0x000024ff (0x100) IX[B]
>	[23] -1	0	0x000018c0 - 0x000018ff (0x40) IX[B]
>	[24] -1	0	0x00001c00 - 0x00001cff (0x100) IX[B]
>	[25] -1	0	0x00001880 - 0x0000189f (0x20) IX[B]
>	[26] -1	0	0x00001810 - 0x0000181f (0x10) IX[B]
>	[27] -1	0	0x00001860 - 0x0000187f (0x20) IX[B]
>	[28] -1	0	0x00001840 - 0x0000185f (0x20) IX[B]
>	[29] -1	0	0x00001820 - 0x0000183f (0x20) IX[B]
>	[30] -1	0	0x00001800 - 0x00001807 (0x8) IX[B](B)
>	[31] 1	0	0x000003b0 - 0x000003bb (0xc) IS[B]
>	[32] 1	0	0x000003c0 - 0x000003df (0x20) IS[B]
>b-b conflict w: a0000 affff
>(II) ====== SETUP
>(II) Mem Resource:
>	[0] 1	0	0x000a0000 - 0x000affff (0x10000) MS[B]
>(II) Conflicts with:
>	[0] -1	0	0x000b8000 - 0x000bffff (0x8000) Mx[B]
>	[1] -1	0	0x000b0000 - 0x000b7fff (0x8000) Mx[B]
>	[2] -1	0	0x000a0000 - 0x000affff (0x10000) Mx[B]
>	[3] -1	0	0x000003c0 - 0x000003df (0x20) Ix[B]
>	[4] -1	0	0x000003b0 - 0x000003bb (0xc) Ix[B]
>(II) =====
>b-b conflict w: b0000 b7fff
>(II) ====== SETUP
>(II) Mem Resource:
>	[0] 1	0	0x000b0000 - 0x000b7fff (0x8000) MS[B]
>(II) Conflicts with:
>	[0] -1	0	0x000b8000 - 0x000bffff (0x8000) Mx[B]
>	[1] -1	0	0x000b0000 - 0x000b7fff (0x8000) Mx[B]
>	[2] -1	0	0x000a0000 - 0x000affff (0x10000) Mx[B]
>	[3] -1	0	0x000003c0 - 0x000003df (0x20) Ix[B]
>	[4] -1	0	0x000003b0 - 0x000003bb (0xc) Ix[B]
>(II) =====
>b-b conflict w: b8000 bffff
>(II) ====== SETUP
>(II) Mem Resource:
>	[0] 1	0	0x000b8000 - 0x000bffff (0x8000) MS[B]
>(II) Conflicts with:
>	[0] -1	0	0x000b8000 - 0x000bffff (0x8000) Mx[B]
>	[1] -1	0	0x000b0000 - 0x000b7fff (0x8000) Mx[B]
>	[2] -1	0	0x000a0000 - 0x000affff (0x10000) Mx[B]
>	[3] -1	0	0x000003c0 - 0x000003df (0x20) Ix[B]
>	[4] -1	0	0x000003b0 - 0x000003bb (0xc) Ix[B]
>(II) =====
>b-b conflict w: 3b0 3bb
>(II) ====== SETUP
>(II) Io Resource:
>	[0] 1	0	0x000003b0 - 0x000003bb (0xc) IS[B]
>(II) Conflicts with:
>	[0] -1	0	0x000b8000 - 0x000bffff (0x8000) Mx[B]
>	[1] -1	0	0x000b0000 - 0x000b7fff (0x8000) Mx[B]
>	[2] -1	0	0x000a0000 - 0x000affff (0x10000) Mx[B]
>	[3] -1	0	0x000003c0 - 0x000003df (0x20) Ix[B]
>	[4] -1	0	0x000003b0 - 0x000003bb (0xc) Ix[B]
>(II) =====
>b-b conflict w: 3c0 3df
>(II) ====== SETUP
>(II) Io Resource:
>	[0] 1	0	0x000003c0 - 0x000003df (0x20) IS[B]
>(II) Conflicts with:
>	[0] -1	0	0x000b8000 - 0x000bffff (0x8000) Mx[B]
>	[1] -1	0	0x000b0000 - 0x000b7fff (0x8000) Mx[B]
>	[2] -1	0	0x000a0000 - 0x000affff (0x10000) Mx[B]
>	[3] -1	0	0x000003c0 - 0x000003df (0x20) Ix[B]
>	[4] -1	0	0x000003b0 - 0x000003bb (0xc) Ix[B]
>(II) =====
>(II) Setting vga for screen 0.
>Enable access 0
>pciSetBusAccess: route VGA to bus 0
>pciIo_MemAccessEnable: 0x01000
>(II) Loading sub module "int10"
>(II) LoadModule: "int10"
>LoaderOpen(/usr/lib/xorg/modules//libint10.so)
>(II) Reloading /usr/lib/xorg/modules//libint10.so
>(II) Loading sub module "vbe"
>(II) LoadModule: "vbe"
>LoaderOpen(/usr/lib/xorg/modules//libvbe.so)
>(II) Reloading /usr/lib/xorg/modules//libvbe.so
>(II) Loading sub module "vgahw"
>(II) LoadModule: "vgahw"
>LoaderOpen(/usr/lib/xorg/modules//libvgahw.so)
>(II) Loading /usr/lib/xorg/modules//libvgahw.so
>(II) Module vgahw: vendor="X.Org Foundation"
>	compiled for 7.1.99.2, module version = 0.1.0
>	ABI class: X.Org Video Driver, version 1.2
>(II) Resources after driver initialization
>	[0] 1	0	0xd0000000 - 0xd007ffff (0x80000) MS[B]
>	[1] 1	0	0xe0000000 - 0xe7ffffff (0x8000000) MS[B]
>	[2] -1	0	0x00100000 - 0x3fffffff (0x3ff00000) MX[B]E(B)
>	[3] -1	0	0x000f0000 - 0x000fffff (0x10000) MX[B]
>	[4] -1	0	0x000c0000 - 0x000effff (0x30000) MX[B]
>	[5] -1	0	0x00000000 - 0x0009ffff (0xa0000) MX[B]
>	[6] -1	0	0xd0220000 - 0xd0220fff (0x1000) MX[B]
>	[7] -1	0	0xd0200000 - 0xd021ffff (0x20000) MX[B]
>	[8] -1	0	0xd0221000 - 0xd02210ff (0x100) MX[B]
>	[9] -1	0	0xd0100800 - 0xd01008ff (0x100) MX[B]
>	[10] -1	0	0xd0100c00 - 0xd0100dff (0x200) MX[B]
>	[11] -1	0	0x50000000 - 0x500003ff (0x400) MX[B]
>	[12] -1	0	0xd0100000 - 0xd01003ff (0x400) MX[B]
>	[13] -1	0	0xd0080000 - 0xd00fffff (0x80000) MX[B](B)
>	[14] -1	0	0xe8000000 - 0xefffffff (0x8000000) MX[B](B)
>	[15] -1	0	0xd0000000 - 0xd007ffff (0x80000) MX[B](B)
>	[16] -1	0	0xe0000000 - 0xe7ffffff (0x8000000) MX[B](B)
>	[17] 1	0	0x000a0000 - 0x000affff (0x10000) MS[B]
>	[18] 1	0	0x000b0000 - 0x000b7fff (0x8000) MS[B]
>	[19] 1	0	0x000b8000 - 0x000bffff (0x8000) MS[B]
>	[20] 1	0	0x00001800 - 0x00001807 (0x8) IS[B]
>	[21] -1	0	0x0000ffff - 0x0000ffff (0x1) IX[B]
>	[22] -1	0	0x00000000 - 0x000000ff (0x100) IX[B]
>	[23] -1	0	0x00007000 - 0x0000703f (0x40) IX[B]
>	[24] -1	0	0x00002000 - 0x0000207f (0x80) IX[B]
>	[25] -1	0	0x00002400 - 0x000024ff (0x100) IX[B]
>	[26] -1	0	0x000018c0 - 0x000018ff (0x40) IX[B]
>	[27] -1	0	0x00001c00 - 0x00001cff (0x100) IX[B]
>	[28] -1	0	0x00001880 - 0x0000189f (0x20) IX[B]
>	[29] -1	0	0x00001810 - 0x0000181f (0x10) IX[B]
>	[30] -1	0	0x00001860 - 0x0000187f (0x20) IX[B]
>	[31] -1	0	0x00001840 - 0x0000185f (0x20) IX[B]
>	[32] -1	0	0x00001820 - 0x0000183f (0x20) IX[B]
>	[33] -1	0	0x00001800 - 0x00001807 (0x8) IX[B](B)
>	[34] 1	0	0x000003b0 - 0x000003bb (0xc) IS[B]
>	[35] 1	0	0x000003c0 - 0x000003df (0x20) IS[B]
>(**) intel(0): Depth 24, (--) framebuffer bpp 32
>(==) intel(0): RGB weight 888
>(==) intel(0): Default visual is TrueColor
>(II) intel(0): Integrated Graphics Chipset: Intel(R) 855GME
>(--) intel(0): Chipset: "852GM/855GM"
>(--) intel(0): Linear framebuffer at 0xE0000000
>(--) intel(0): IO registers at addr 0xD0000000
>base: d0000000, realBase: d0000000, alignOff: 0 
>base: b7b01000 aligned base: b7b01000
>(II) intel(0): Hardware state on X startup:
>(II) intel(0): DumpRegsBegin
>(II) intel(0):    VCLK_DIVISOR_VGA0: 0x00021207 (n = 2, m1 = 18, m2 = 7)
>(II) intel(0):    VCLK_DIVISOR_VGA1: 0x00031406 (n = 3, m1 = 20, m2 = 6)
>(II) intel(0):        VCLK_POST_DIV: 0x0000888b (vga0 p1 = 13, p2 = 4, vga1 p1 = 10, p2 = 4)
>(II) intel(0):            DPLL_TEST: 0x00000000 (, DPLLA input buffer disabled, DPLLB input buffer disabled)
>(II) intel(0):              D_STATE: 0x0000030f
>(II) intel(0):        DSPCLK_GATE_D: 0x00000000
>(II) intel(0):       RENCLK_GATE_D1: 0x00000000
>(II) intel(0):       RENCLK_GATE_D2: 0x00000000
>(II) intel(0):                SDVOB: 0x00000000 (disabled, pipe A, stall disabled, not detected)
>(II) intel(0):                SDVOC: 0x00000000 (disabled, pipe A, stall disabled, not detected)
>(II) intel(0):              SDVOUDI: 0x00000000
>(II) intel(0):               DSPARB: 0x00015455
>(II) intel(0):               DSPFW1: 0x00000000
>(II) intel(0):               DSPFW2: 0x00000000
>(II) intel(0):               DSPFW3: 0x00000000
>(II) intel(0):                 ADPA: 0x40009c18
>(II) intel(0):                 LVDS: 0xc0000300 (enabled, pipe B)
>(II) intel(0):                 DVOA: 0x00000000
>(II) intel(0):                 DVOB: 0x00000000
>(II) intel(0):                 DVOC: 0x00000000
>(II) intel(0):          DVOA_SRCDIM: 0x00000000
>(II) intel(0):          DVOB_SRCDIM: 0x00000000
>(II) intel(0):          DVOC_SRCDIM: 0x00000000
>(II) intel(0):           PP_CONTROL: 0x00000001 (power target: on)
>(II) intel(0):            PP_STATUS: 0xc0000008 (on, ready, sequencing idle)
>(II) intel(0):         PFIT_CONTROL: 0x80000668
>(II) intel(0):      PFIT_PGM_RATIOS: 0x00000000
>(II) intel(0):      PORT_HOTPLUG_EN: 0x00000000
>(II) intel(0):    PORT_HOTPLUG_STAT: 0x00000000
>(II) intel(0):             DSPACNTR: 0x00000000 (disabled, pipe A)
>(II) intel(0):           DSPASTRIDE: 0x00000000 (0 bytes)
>(II) intel(0):              DSPAPOS: 0x00000000 (0, 0)
>(II) intel(0):             DSPASIZE: 0x00000000 (1, 1)
>(II) intel(0):             DSPABASE: 0x00000000
>(II) intel(0):             DSPASURF: 0x00000000
>(II) intel(0):          DSPATILEOFF: 0x00000000
>(II) intel(0):            PIPEACONF: 0x80000000 (enabled, single-wide)
>(II) intel(0):             PIPEASRC: 0x027f01df (640, 480)
>(II) intel(0):                 FPA0: 0x00021207 (n = 2, m1 = 18, m2 = 7)
>(II) intel(0):                 FPA1: 0x00021207 (n = 2, m1 = 18, m2 = 7)
>(II) intel(0):               DPLL_A: 0x808b0000 (enabled, non-dvo, VGA, default clock, DAC/serial mode, p1 = 13, p2 = 4)
>(II) intel(0):            DPLL_A_MD: 0x00000000
>(II) intel(0):             HTOTAL_A: 0x031f027f (640 active, 800 total)
>(II) intel(0):             HBLANK_A: 0x03170287 (648 start, 792 end)
>(II) intel(0):              HSYNC_A: 0x02ef028f (656 start, 752 end)
>(II) intel(0):             VTOTAL_A: 0x020c01df (480 active, 525 total)
>(II) intel(0):             VBLANK_A: 0x020401e7 (488 start, 517 end)
>(II) intel(0):              VSYNC_A: 0x01eb01e9 (490 start, 492 end)
>(II) intel(0):            BCLRPAT_A: 0x00000000
>(II) intel(0):         VSYNCSHIFT_A: 0x00000000
>(II) intel(0):             DSPBCNTR: 0x15000000 (disabled, pipe B)
>(II) intel(0):           DSPBSTRIDE: 0x00000800 (2048 bytes)
>(II) intel(0):              DSPBPOS: 0x00000000 (0, 0)
>(II) intel(0):             DSPBSIZE: 0x018f02cf (720, 400)
>(II) intel(0):             DSPBBASE: 0x00000000
>(II) intel(0):             DSPBSURF: 0x00000000
>(II) intel(0):          DSPBTILEOFF: 0x00000000
>(II) intel(0):            PIPEBCONF: 0x80000000 (enabled, single-wide)
>(II) intel(0):             PIPEBSRC: 0x027f018f (640, 400)
>(II) intel(0):                 FPB0: 0x0003120c (n = 3, m1 = 18, m2 = 12)
>(II) intel(0):                 FPB1: 0x00021207 (n = 2, m1 = 18, m2 = 7)
>(II) intel(0):               DPLL_B: 0x90026000 (enabled, non-dvo, unknown clock, LVDS mode, p1 = 2, p2 = 2)
>(II) intel(0):            DPLL_B_MD: 0x00000000
>(II) intel(0):             HTOTAL_B: 0x053f03ff (1024 active, 1344 total)
>(II) intel(0):             HBLANK_B: 0x053f03ff (1024 start, 1344 end)
>(II) intel(0):              HSYNC_B: 0x049f0417 (1048 start, 1184 end)
>(II) intel(0):             VTOTAL_B: 0x032502ff (768 active, 806 total)
>(II) intel(0):             VBLANK_B: 0x032502ff (768 start, 806 end)
>(II) intel(0):              VSYNC_B: 0x03080302 (771 start, 777 end)
>(II) intel(0):            BCLRPAT_B: 0x00000000
>(II) intel(0):         VSYNCSHIFT_B: 0x00000000
>(II) intel(0):    VCLK_DIVISOR_VGA0: 0x00021207
>(II) intel(0):    VCLK_DIVISOR_VGA1: 0x00031406
>(II) intel(0):        VCLK_POST_DIV: 0x0000888b
>(II) intel(0):             VGACNTRL: 0x2204008e (enabled)
>(II) intel(0):               TV_CTL: 0x00000000
>(II) intel(0):               TV_DAC: 0x00000000
>(II) intel(0):             TV_CSC_Y: 0x00000000
>(II) intel(0):            TV_CSC_Y2: 0x00000000
>(II) intel(0):             TV_CSC_U: 0x00000000
>(II) intel(0):            TV_CSC_U2: 0x00000000
>(II) intel(0):             TV_CSC_V: 0x00000000
>(II) intel(0):            TV_CSC_V2: 0x00000000
>(II) intel(0):         TV_CLR_KNOBS: 0x00000000
>(II) intel(0):         TV_CLR_LEVEL: 0x00000000
>(II) intel(0):           TV_H_CTL_1: 0x00000000
>(II) intel(0):           TV_H_CTL_2: 0x00000000
>(II) intel(0):           TV_H_CTL_3: 0x00000000
>(II) intel(0):           TV_V_CTL_1: 0x00000000
>(II) intel(0):           TV_V_CTL_2: 0x00000000
>(II) intel(0):           TV_V_CTL_3: 0x00000000
>(II) intel(0):           TV_V_CTL_4: 0x00000000
>(II) intel(0):           TV_V_CTL_5: 0x00000000
>(II) intel(0):           TV_V_CTL_6: 0x00000000
>(II) intel(0):           TV_V_CTL_7: 0x00000000
>(II) intel(0):          TV_SC_CTL_1: 0x00000000
>(II) intel(0):          TV_SC_CTL_2: 0x00000000
>(II) intel(0):          TV_SC_CTL_3: 0x00000000
>(II) intel(0):           TV_WIN_POS: 0x00000000
>(II) intel(0):          TV_WIN_SIZE: 0x00000000
>(II) intel(0):      TV_FILTER_CTL_1: 0x00000000
>(II) intel(0):      TV_FILTER_CTL_2: 0x00000000
>(II) intel(0):      TV_FILTER_CTL_3: 0x00000000
>(II) intel(0):        TV_CC_CONTROL: 0x00000000
>(II) intel(0):           TV_CC_DATA: 0x00000000
>(II) intel(0):          TV_H_LUMA_0: 0x00000000
>(II) intel(0):         TV_H_LUMA_59: 0x00000000
>(II) intel(0):        TV_H_CHROMA_0: 0x00000000
>(II) intel(0):       TV_H_CHROMA_59: 0x00000000
>(II) intel(0):                 SR00: 0x03
>(II) intel(0):                 SR01: 0x00
>(II) intel(0):                 SR02: 0x03
>(II) intel(0):                 SR03: 0x00
>(II) intel(0):                 SR04: 0x02
>(II) intel(0):                 SR05: 0x00
>(II) intel(0):                 SR06: 0x00
>(II) intel(0):                 SR07: 0x00
>(II) intel(0):                  MSR: 0x67
>(II) intel(0):                 CR00: 0x5f
>(II) intel(0):                 CR01: 0x4f
>(II) intel(0):                 CR02: 0x50
>(II) intel(0):                 CR03: 0x82
>(II) intel(0):                 CR04: 0x55
>(II) intel(0):                 CR05: 0x81
>(II) intel(0):                 CR06: 0xbf
>(II) intel(0):                 CR07: 0x1f
>(II) intel(0):                 CR08: 0x00
>(II) intel(0):                 CR09: 0x4f
>(II) intel(0):                 CR0a: 0x1f
>(II) intel(0):                 CR0b: 0x1e
>(II) intel(0):                 CR0c: 0x00
>(II) intel(0):                 CR0d: 0x00
>(II) intel(0):                 CR0e: 0x00
>(II) intel(0):                 CR0f: 0x00
>(II) intel(0):                 CR10: 0x9c
>(II) intel(0):                 CR11: 0x8e
>(II) intel(0):                 CR12: 0x8f
>(II) intel(0):                 CR13: 0x28
>(II) intel(0):                 CR14: 0x1f
>(II) intel(0):                 CR15: 0x96
>(II) intel(0):                 CR16: 0xb9
>(II) intel(0):                 CR17: 0xa3
>(II) intel(0):                 CR18: 0xff
>(II) intel(0):                 CR19: 0x00
>(II) intel(0):                 CR1a: 0x00
>(II) intel(0):                 CR1b: 0x00
>(II) intel(0):                 CR1c: 0x00
>(II) intel(0):                 CR1d: 0x00
>(II) intel(0):                 CR1e: 0x00
>(II) intel(0):                 CR1f: 0x00
>(II) intel(0):                 CR20: 0x00
>(II) intel(0):                 CR21: 0x00
>(II) intel(0):                 CR22: 0x20
>(II) intel(0):                 CR23: 0x00
>(II) intel(0):                 CR24: 0x00
>(WW) intel(0): p1 out of range
>(II) intel(0): pipe A dot 261600 n 2 m1 18 m2 7 p1 1 p2 10
>(II) intel(0): pipe B dot 114000 n 3 m1 18 m2 12 p1 2 p2 10
>(II) intel(0): DumpRegsEnd
>(II) intel(0): 2 display pipes available.
>(==) intel(0): Using XAA for acceleration
>(--) intel(0): Will try to allocate texture pool for old Mesa 3D driver.
>(II) intel(0): Will try to reserve 32768 kiB of AGP aperture space
>	for the DRM memory manager.
>(II) Loading sub module "ddc"
>(II) LoadModule: "ddc"(II) Module alread ybuilt-in(II) Loading sub module "i2c"
>(II) LoadModule: "i2c"(II) Module alread ybuilt-in(II) intel(0): I2C bus "CRTDDC_A" initialized.
>(II) intel(0): I2C bus "LVDSDDC_C" initialized.
>(**) intel(0): Option "NoDDC"
>(II) intel(0): EDID for output LVDS
>probed: dotclock 273600 vco 1094400 ((m 114, m1 18, m2 12), n 3, (p 4, p1 0, p2 0))
>(II) Loading sub module "int10"
>(II) LoadModule: "int10"
>LoaderOpen(/usr/lib/xorg/modules//libint10.so)
>(II) Reloading /usr/lib/xorg/modules//libint10.so
>(II) intel(0): initializing int10
>Mapping sys bios area
>Mapping VRAM area
>Mapping Video BIOS
>Mapping 640kB area
>Mapping int area
>xf86ReadBIOS: BIOS at 0x00000000 has signature 0x0001
>done
>(WW) intel(0): Bad V_BIOS checksum
>(II) intel(0): Primary V_BIOS segment is: 0xc000
>base: 0, realBase: 0, alignOff: 0 
>base: b7f57000 aligned base: b7f57000
>alignment offset: 0
>
>0xc0000:  55 aa 64 e9 2b c0 30 30 30 30 30 30 30 30 30 30 U.d.+.0000000000
>0xc0010:  30 30 40 1f e9 4d 1e 20 40 00 20 0b 30 30 49 42 00@..M..@...00IB
>0 = xf86BlockSIGIO()
>hlt at 0x600
>xf86UnblockSIGIO(0)
>(II) intel(0): VESA BIOS detected
>(II) intel(0): VESA VBE Version 3.0
>(II) intel(0): VESA VBE Total Mem: 8000 kB
>(II) intel(0): VESA VBE OEM: Intel(r)852GM/852GME/855GM/855GME Graphics Chip Accelerated VGA BIOS
>(II) intel(0): VESA VBE OEM Software Rev: 1.0
>(II) intel(0): VESA VBE OEM Vendor: Intel Corporation
>(II) intel(0): VESA VBE OEM Product: Intel(r)852GM/852GME/855GM/855GME Graphics Controller
>(II) intel(0): VESA VBE OEM Product Rev: Hardware Version 0.0
>base: 0, realBase: 0, alignOff: 0 
>base: b7f57000 aligned base: b7f57000
>alignment offset: 0
>(II) intel(0): Found panel mode in BIOS VBT tables:
>(II) intel(0): Modeline "1024x768"x0.0   54.17  1024 1048 1184 1344  768 771 777 806 (40.3 kHz)
>(WW) intel(0): BIOS panel mode data doesn't match probed data, continuing with probed.
>(II) intel(0): BIOS mode:
>(II) intel(0): Modeline "1024x768"x0.0   54.17  1024 1048 1184 1344  768 771 777 806 (40.3 kHz)
>(II) intel(0): probed mode:
>(II) intel(0): Modeline "1024x768"x0.0  273.60  1024 1048 1184 1344  768 771 777 806 (203.6 kHz)
>(II) intel(0): I2C bus "DVODDC_D" initialized.
>(II) Loading sub module "sil164"
>(II) LoadModule: "sil164"
>LoaderOpen(/usr/lib/xorg/modules/drivers//sil164.so)
>(II) Loading /usr/lib/xorg/modules/drivers//sil164.so
>(II) Module sil164: vendor="X.Org Foundation"
>	compiled for 7.1.99.2, module version = 1.0.0
>	ABI class: X.Org Video Driver, version 1.2
>(II) intel(0): I2C bus "DVOI2C_E" initialized.
>(EE) intel(0): detecting sil164
>(EE) intel(0): Unable to read from DVOI2C_E Slave 112.
>(II) Loading sub module "ch7xxx"
>(II) LoadModule: "ch7xxx"
>LoaderOpen(/usr/lib/xorg/modules/drivers//ch7xxx.so)
>(II) Loading /usr/lib/xorg/modules/drivers//ch7xxx.so
>(II) Module ch7xxx: vendor="X.Org Foundation"
>	compiled for 7.1.99.2, module version = 1.0.0
>	ABI class: X.Org Video Driver, version 1.2
>(II) intel(0): I2C bus "DVOI2C_E" removed.
>(II) intel(0): I2C bus "DVOI2C_E" initialized.
>(EE) intel(0): Unable to read from DVOI2C_E Slave 236.
>(II) intel(0): I2C bus "DVOI2C_E" removed.
>(II) intel(0): I2C bus "DVODDC_D" removed.
>Mapping VGAMem
>base: a0000, realBase: a0000, alignOff: 0 
>base: b7aed000 aligned base: b7aed000
>Unmapping VGAMem
>alignment offset: 0
>chosen: dotclock 31500 vco 1008000 ((m 126, m1 20, m2 14), n 4, (p 32, p1 6, p2 1))
>clock regs: 0x90860000, 0x0004140e
>chosen: dotclock 31500 vco 1008000 ((m 126, m1 20, m2 14), n 4, (p 32, p1 6, p2 1))
>clock regs: 0x90860000, 0x0004140e
>(II) intel(0): EDID for output VGA
>(II) intel(0): Not using default mode "640x350" (vrefresh out of range)
>(II) intel(0): Not using default mode "640x400" (vrefresh out of range)
>(II) intel(0): Not using default mode "720x400" (vrefresh out of range)
>(II) intel(0): Not using default mode "640x480" (vrefresh out of range)
>(II) intel(0): Not using default mode "640x480" (vrefresh out of range)
>(II) intel(0): Not using default mode "640x480" (vrefresh out of range)
>(II) intel(0): Not using default mode "800x600" (vrefresh out of range)
>(II) intel(0): Not using default mode "800x600" (vrefresh out of range)
>(II) intel(0): Not using default mode "800x600" (vrefresh out of range)
>(II) intel(0): Not using default mode "800x600" (vrefresh out of range)
>(II) intel(0): Not using default mode "1024x768" (vrefresh out of range)
>(II) intel(0): Not using default mode "1024x768" (vrefresh out of range)
>(II) intel(0): Not using default mode "1024x768" (vrefresh out of range)
>(II) intel(0): Not using default mode "1152x864" (vrefresh out of range)
>(II) intel(0): Not using default mode "1280x960" (hsync out of range)
>(II) intel(0): Not using default mode "1280x960" (vrefresh out of range)
>(II) intel(0): Not using default mode "1280x1024" (hsync out of range)
>(II) intel(0): Not using default mode "1280x1024" (vrefresh out of range)
>(II) intel(0): Not using default mode "1280x1024" (vrefresh out of range)
>(II) intel(0): Not using default mode "1600x1200" (hsync out of range)
>(II) intel(0): Not using default mode "1600x1200" (vrefresh out of range)
>(II) intel(0): Not using default mode "1600x1200" (vrefresh out of range)
>(II) intel(0): Not using default mode "1600x1200" (vrefresh out of range)
>(II) intel(0): Not using default mode "1600x1200" (vrefresh out of range)
>(II) intel(0): Not using default mode "1792x1344" (hsync out of range)
>(II) intel(0): Not using default mode "1792x1344" (vrefresh out of range)
>(II) intel(0): Not using default mode "1856x1392" (hsync out of range)
>(II) intel(0): Not using default mode "1856x1392" (vrefresh out of range)
>(II) intel(0): Not using default mode "1920x1440" (hsync out of range)
>(II) intel(0): Not using default mode "1920x1440" (vrefresh out of range)
>(II) intel(0): Not using default mode "832x624" (vrefresh out of range)
>(II) intel(0): Not using default mode "1152x768" (vrefresh out of range)
>(II) intel(0): Not using default mode "1400x1050" (hsync out of range)
>(II) intel(0): Not using default mode "1400x1050" (vrefresh out of range)
>(II) intel(0): Not using default mode "1600x1024" (hsync out of range)
>(II) intel(0): Not using default mode "1920x1440" (vrefresh out of range)
>(II) intel(0): Not using default mode "2048x1536" (hsync out of range)
>(II) intel(0): Not using default mode "2048x1536" (vrefresh out of range)
>(II) intel(0): Not using default mode "2048x1536" (vrefresh out of range)
>(II) intel(0): Printing probed modes for output VGA
>(II) intel(0): Modeline "1024x768"x60.0   65.00  1024 1048 1184 1344  768 771 777 806 -hsync -vsync (48.4 kHz)
>(II) intel(0): Modeline "800x600"x60.3   40.00  800 840 968 1056  600 601 605 628 +hsync +vsync (37.9 kHz)
>(II) intel(0): Modeline "640x480"x59.9   25.18  640 656 752 800  480 490 492 525 -hsync -vsync (31.5 kHz)
>(II) intel(0): EDID for output LVDS
>(II) intel(0): Not using default mode "1152x864" (exceeds panel dimensions)
>(II) intel(0): Not using default mode "1280x960" (exceeds panel dimensions)
>(II) intel(0): Not using default mode "1280x960" (exceeds panel dimensions)
>(II) intel(0): Not using default mode "1280x1024" (exceeds panel dimensions)
>(II) intel(0): Not using default mode "1280x1024" (exceeds panel dimensions)
>(II) intel(0): Not using default mode "1280x1024" (exceeds panel dimensions)
>(II) intel(0): Not using default mode "1600x1200" (exceeds panel dimensions)
>(II) intel(0): Not using default mode "1600x1200" (exceeds panel dimensions)
>(II) intel(0): Not using default mode "1600x1200" (exceeds panel dimensions)
>(II) intel(0): Not using default mode "1600x1200" (exceeds panel dimensions)
>(II) intel(0): Not using default mode "1600x1200" (exceeds panel dimensions)
>(II) intel(0): Not using default mode "1792x1344" (exceeds panel dimensions)
>(II) intel(0): Not using default mode "1792x1344" (exceeds panel dimensions)
>(II) intel(0): Not using default mode "1856x1392" (exceeds panel dimensions)
>(II) intel(0): Not using default mode "1856x1392" (exceeds panel dimensions)
>(II) intel(0): Not using default mode "1920x1440" (exceeds panel dimensions)
>(II) intel(0): Not using default mode "1920x1440" (exceeds panel dimensions)
>(II) intel(0): Not using default mode "1152x768" (exceeds panel dimensions)
>(II) intel(0): Not using default mode "1400x1050" (exceeds panel dimensions)
>(II) intel(0): Not using default mode "1400x1050" (exceeds panel dimensions)
>(II) intel(0): Not using default mode "1600x1024" (exceeds panel dimensions)
>(II) intel(0): Not using default mode "1920x1440" (exceeds panel dimensions)
>(II) intel(0): Not using default mode "2048x1536" (exceeds panel dimensions)
>(II) intel(0): Not using default mode "2048x1536" (exceeds panel dimensions)
>(II) intel(0): Not using default mode "2048x1536" (exceeds panel dimensions)
>(II) intel(0): Printing probed modes for output LVDS
>(II) intel(0): Modeline "1024x768"x252.6  273.60  1024 1048 1184 1344  768 771 777 806 (203.6 kHz)
>(II) intel(0): Modeline "1024x768"x85.0   94.50  1024 1072 1168 1376  768 769 772 808 +hsync +vsync (68.7 kHz)
>(II) intel(0): Modeline "1024x768"x75.0   78.75  1024 1040 1136 1312  768 769 772 800 +hsync +vsync (60.0 kHz)
>(II) intel(0): Modeline "1024x768"x70.1   75.00  1024 1048 1184 1328  768 771 777 806 -hsync -vsync (56.5 kHz)
>(II) intel(0): Modeline "1024x768"x60.0   65.00  1024 1048 1184 1344  768 771 777 806 -hsync -vsync (48.4 kHz)
>(II) intel(0): Modeline "832x624"x74.6   57.28  832 864 928 1152  624 625 628 667 -hsync -vsync (49.7 kHz)
>(II) intel(0): Modeline "800x600"x85.1   56.30  800 832 896 1048  600 601 604 631 +hsync +vsync (53.7 kHz)
>(II) intel(0): Modeline "800x600"x72.2   50.00  800 856 976 1040  600 637 643 666 +hsync +vsync (48.1 kHz)
>(II) intel(0): Modeline "800x600"x75.0   49.50  800 816 896 1056  600 601 604 625 +hsync +vsync (46.9 kHz)
>(II) intel(0): Modeline "800x600"x60.3   40.00  800 840 968 1056  600 601 605 628 +hsync +vsync (37.9 kHz)
>(II) intel(0): Modeline "800x600"x56.2   36.00  800 824 896 1024  600 601 603 625 +hsync +vsync (35.2 kHz)
>(II) intel(0): Modeline "640x480"x85.0   36.00  640 696 752 832  480 481 484 509 -hsync -vsync (43.3 kHz)
>(II) intel(0): Modeline "640x480"x72.8   31.50  640 664 704 832  480 489 492 520 -hsync -vsync (37.9 kHz)
>(II) intel(0): Modeline "640x480"x75.0   31.50  640 656 720 840  480 481 484 500 -hsync -vsync (37.5 kHz)
>(II) intel(0): Modeline "640x480"x59.9   25.18  640 656 752 800  480 490 492 525 -hsync -vsync (31.5 kHz)
>(II) intel(0): Modeline "720x400"x85.0   35.50  720 756 828 936  400 401 404 446 -hsync +vsync (37.9 kHz)
>(II) intel(0): Modeline "640x400"x85.1   31.50  640 672 736 832  400 401 404 445 -hsync +vsync (37.9 kHz)
>(II) intel(0): Modeline "640x350"x85.1   31.50  640 672 736 832  350 382 385 445 +hsync -vsync (37.9 kHz)
>Mapping VGAMem
>base: a0000, realBase: a0000, alignOff: 0 
>base: b7aed000 aligned base: b7aed000
>Unmapping VGAMem
>alignment offset: 0
>(II) intel(0): Monitoring connected displays enabled
>(II) intel(0): detected 128 kB GTT.
>(II) intel(0): detected 8060 kB stolen memory.
>(==) intel(0): video overlay key set to 0x101fe
>(**) intel(0): page flipping disabled
>(==) intel(0): Using gamma correction (1.0, 1.0, 1.0)
>(++) intel(0): DPI set to (100, 100)
>(II) Loading sub module "fb"
>(II) LoadModule: "fb"
>LoaderOpen(/usr/lib/xorg/modules//libfb.so)
>(II) Loading /usr/lib/xorg/modules//libfb.so
>(II) Module fb: vendor="X.Org Foundation"
>	compiled for 7.1.99.2, module version = 1.0.0
>	ABI class: X.Org ANSI C Emulation, version 0.3
>(II) Loading sub module "xaa"
>(II) LoadModule: "xaa"
>LoaderOpen(/usr/lib/xorg/modules//libxaa.so)
>(II) Loading /usr/lib/xorg/modules//libxaa.so
>(II) Module xaa: vendor="X.Org Foundation"
>	compiled for 7.1.99.2, module version = 1.2.0
>	ABI class: X.Org Video Driver, version 1.2
>(II) Loading sub module "ramdac"
>(II) LoadModule: "ramdac"
>LoaderOpen(/usr/lib/xorg/modules//libramdac.so)
>(II) Loading /usr/lib/xorg/modules//libramdac.so
>(II) Module ramdac: vendor="X.Org Foundation"
>	compiled for 7.1.99.2, module version = 0.1.0
>	ABI class: X.Org Video Driver, version 1.2
>(II) intel(0): Comparing regs from server start up to After PreInit
>(WW) intel(0): Register 0x61200 (PP_STATUS) changed from 0xc0000008 to 0xd0000009
>(WW) intel(0): PP_STATUS before: on, ready, sequencing idle
>(WW) intel(0): PP_STATUS after: on, ready, sequencing on
>alignment offset: 0
>(II) Loading sub module "shadow"
>(II) LoadModule: "shadow"
>LoaderOpen(/usr/lib/xorg/modules//libshadow.so)
>(II) Loading /usr/lib/xorg/modules//libshadow.so
>(II) Module shadow: vendor="X.Org Foundation"
>	compiled for 7.1.99.2, module version = 1.1.0
>	ABI class: X.Org ANSI C Emulation, version 0.3
>xf86RegisterRootWindowProperty(0, 70, 19, 32, 1, 0x82190a0)
>new property filled
>creating xf86RegisteredPropertiesTable[] size 1
>xf86RegisteredPropertiesTable 0x8219ca0
>xf86RegisteredPropertiesTable[0] (nil)
>xf86RegisterRootWindowProperty succeeded
>(==) Depth 24 pixmap format is 32 bpp
>(II) do I need RAC?  No, I don't.
>(II) resource ranges after preInit:
>	[0] 1	0	0xd0000000 - 0xd007ffff (0x80000) MS[B]
>	[1] 1	0	0xe0000000 - 0xe7ffffff (0x8000000) MS[B]
>	[2] -1	0	0x00100000 - 0x3fffffff (0x3ff00000) MX[B]E(B)
>	[3] -1	0	0x000f0000 - 0x000fffff (0x10000) MX[B]
>	[4] -1	0	0x000c0000 - 0x000effff (0x30000) MX[B]
>	[5] -1	0	0x00000000 - 0x0009ffff (0xa0000) MX[B]
>	[6] -1	0	0xd0220000 - 0xd0220fff (0x1000) MX[B]
>	[7] -1	0	0xd0200000 - 0xd021ffff (0x20000) MX[B]
>	[8] -1	0	0xd0221000 - 0xd02210ff (0x100) MX[B]
>	[9] -1	0	0xd0100800 - 0xd01008ff (0x100) MX[B]
>	[10] -1	0	0xd0100c00 - 0xd0100dff (0x200) MX[B]
>	[11] -1	0	0x50000000 - 0x500003ff (0x400) MX[B]
>	[12] -1	0	0xd0100000 - 0xd01003ff (0x400) MX[B]
>	[13] -1	0	0xd0080000 - 0xd00fffff (0x80000) MX[B](B)
>	[14] -1	0	0xe8000000 - 0xefffffff (0x8000000) MX[B](B)
>	[15] -1	0	0xd0000000 - 0xd007ffff (0x80000) MX[B](B)
>	[16] -1	0	0xe0000000 - 0xe7ffffff (0x8000000) MX[B](B)
>	[17] 1	0	0x000a0000 - 0x000affff (0x10000) MS[B](OprD)
>	[18] 1	0	0x000b0000 - 0x000b7fff (0x8000) MS[B](OprD)
>	[19] 1	0	0x000b8000 - 0x000bffff (0x8000) MS[B](OprD)
>	[20] 1	0	0x00001800 - 0x00001807 (0x8) IS[B]
>	[21] -1	0	0x0000ffff - 0x0000ffff (0x1) IX[B]
>	[22] -1	0	0x00000000 - 0x000000ff (0x100) IX[B]
>	[23] -1	0	0x00007000 - 0x0000703f (0x40) IX[B]
>	[24] -1	0	0x00002000 - 0x0000207f (0x80) IX[B]
>	[25] -1	0	0x00002400 - 0x000024ff (0x100) IX[B]
>	[26] -1	0	0x000018c0 - 0x000018ff (0x40) IX[B]
>	[27] -1	0	0x00001c00 - 0x00001cff (0x100) IX[B]
>	[28] -1	0	0x00001880 - 0x0000189f (0x20) IX[B]
>	[29] -1	0	0x00001810 - 0x0000181f (0x10) IX[B]
>	[30] -1	0	0x00001860 - 0x0000187f (0x20) IX[B]
>	[31] -1	0	0x00001840 - 0x0000185f (0x20) IX[B]
>	[32] -1	0	0x00001820 - 0x0000183f (0x20) IX[B]
>	[33] -1	0	0x00001800 - 0x00001807 (0x8) IX[B](B)
>	[34] 1	0	0x000003b0 - 0x000003bb (0xc) IS[B](OprU)
>	[35] 1	0	0x000003c0 - 0x000003df (0x20) IS[B](OprU)
>Enable access 0
>(II) intel(0): Kernel reported 238592 total, 1 used
>(II) intel(0): I830CheckAvailableMemory: 954364 kB available
>(==) intel(0): VideoRam: 131072 KB
>(II) intel(0): Attempting memory allocation with tiled buffers and 
>	       large DRI memory manager reservation:
>(II) intel(0): Allocating 5112 scanlines for pixmap cache
>(II) intel(0): Success.
>(II) intel(0): Memory allocation layout:
>(II) intel(0): 0x00000000-0x0001ffff: ring buffer (128 kB)
>(II) intel(0): 0x00020000-0x00027fff: logical 3D context (32 kB)
>(II) intel(0): 0x00028000-0x00037fff: xaa scratch (64 kB)
>(II) intel(0): 0x007df000:            end of stolen memory
>(II) intel(0): 0x007df000-0x007dffff: HW cursor (4 kB, 0x31c0e000 physical)
>(II) intel(0): 0x007e0000-0x007e3fff: HW ARGB cursor (16 kB, 0x333e4000 physical)
>(II) intel(0): 0x007e4000-0x007e4fff: HW cursor (4 kB, 0x31398000 physical)
>(II) intel(0): 0x007e5000-0x007e8fff: HW ARGB cursor (16 kB, 0x2e1d4000 physical)
>(II) intel(0): 0x007e9000-0x007e9fff: overlay registers (4 kB, 0x31298000 physical)
>(II) intel(0): 0x007f0000-0x01fe7fff: front buffer (24544 kB)
>(II) intel(0): 0x02000000-0x023fffff: back buffer (4096 kB)
>(II) intel(0): 0x02400000-0x027fffff: depth buffer (4096 kB)
>(II) intel(0): 0x02800000-0x047fffff: DRI memory manager (32768 kB)
>(II) intel(0): 0x04800000-0x067fffff: textures (32768 kB)
>(II) intel(0): 0x08000000:            end of aperture
>(II) intel(0): front buffer is not tiled
>(II) intel(0): back buffer is tiled
>(II) intel(0): depth buffer is tiled
>drmOpenDevice: node name is /dev/dri/card0
>drmOpenDevice: open result is -1, (No such device or address)
>drmOpenDevice: open result is -1, (No such device or address)
>drmOpenDevice: Open failed
>drmOpenDevice: node name is /dev/dri/card0
>drmOpenDevice: open result is -1, (No such device or address)
>drmOpenDevice: open result is -1, (No such device or address)
>drmOpenDevice: Open failed
>drmOpenByBusid: Searching for BusID pci:0000:00:02.0
>drmOpenDevice: node name is /dev/dri/card0
>drmOpenDevice: open result is 9, (OK)
>drmOpenByBusid: drmOpenMinor returns 9
>drmOpenByBusid: drmGetBusid reports pci:0000:00:02.0
>(II) intel(0): [drm] loaded kernel module for "i915" driver
>(II) intel(0): [drm] DRM interface version 1.2
>(II) intel(0): [drm] created "i915" driver at busid "pci:0000:00:02.0"
>(II) intel(0): [drm] added 8192 byte SAREA at 0xf8dc8000
>(II) intel(0): [drm] mapped SAREA 0xf8dc8000 to 0xb7b79000
>(II) intel(0): [drm] framebuffer handle = 0xe07f0000
>(II) intel(0): [drm] added 1 reserved context for kernel
>(WW) intel(0): DRM version 1.5 older than required 1.7 for DRM memory manager.  Disabling.
>(II) intel(0): [drm] Registers = 0xd0000000
>(II) intel(0): [drm] ring buffer = 0xe0000000
>(II) intel(0): [drm] init sarea width,height = 1024 x 1024 (pitch 1024)
>(II) intel(0): [drm] Mapping front buffer
>(II) intel(0): [drm] Front Buffer = 0xe07f0000
>(II) intel(0): [drm] Back Buffer = 0xe2000000
>(II) intel(0): [drm] Depth Buffer = 0xe2400000
>(II) intel(0): [drm] textures = 0xe4800000
>(II) intel(0): [drm] Initialized kernel agp heap manager, 33554432
>(II) intel(0): [dri] visual configs initialized
>base: d0000000, realBase: d0000000, alignOff: 0 
>base: b79ea000 aligned base: b79ea000
>base: e0000000, realBase: e0000000, alignOff: 0 
>base: af9ea000 aligned base: af9ea000
>WC_BASE: 0xe0000000 WC_END: 0xe7ffffff
>(==) intel(0): Write-combining range (0xe0000000,0x8000000)
>(II) intel(0): vgaHWGetIOBase: hwp->IOBase is 0x03d0, hwp->PIOOffset is 0x0000
>Mapping VGAMem
>base: a0000, realBase: a0000, alignOff: 0 
>base: b7b69000 aligned base: b7b69000
>(II) intel(0): Using XFree86 Acceleration Architecture (XAA)
>	Screen to screen bit blits
>	Solid filled rectangles
>	8x8 mono pattern filled rectangles
>	Indirect CPU to Screen color expansion
>	Solid Horizontal and Vertical Lines
>	Offscreen Pixmaps
>	Setting up tile and stipple cache:
>		32 128x128 slots
>		26 256x256 slots
>		11 512x512 slots
>(II) intel(0): xf86BindGARTMemory: bind key 0 at 0x007df000 (pgoffset 2015)
>(II) intel(0): xf86BindGARTMemory: bind key 1 at 0x007e0000 (pgoffset 2016)
>(II) intel(0): xf86BindGARTMemory: bind key 2 at 0x007e4000 (pgoffset 2020)
>(II) intel(0): xf86BindGARTMemory: bind key 3 at 0x007e5000 (pgoffset 2021)
>(II) intel(0): xf86BindGARTMemory: bind key 4 at 0x007e9000 (pgoffset 2025)
>(II) intel(0): xf86BindGARTMemory: bind key 5 at 0x007f0000 (pgoffset 2032)
>(II) intel(0): xf86BindGARTMemory: bind key 6 at 0x02000000 (pgoffset 8192)
>(II) intel(0): xf86BindGARTMemory: bind key 7 at 0x02400000 (pgoffset 9216)
>(II) intel(0): xf86BindGARTMemory: bind key 8 at 0x04800000 (pgoffset 18432)
>chosen: dotclock 65000 vco 1040000 ((m 130, m1 21, m2 13), n 4, (p 16, p1 2, p2 1))
>clock regs: 0x90820000, 0x0004150d
>chosen: dotclock 273600 vco 1094400 ((m 114, m1 18, m2 12), n 3, (p 4, p1 0, p2 0))
>clock regs: 0x90020000, 0x0003120c
>(II) intel(0): DumpRegsBegin
>(II) intel(0):    VCLK_DIVISOR_VGA0: 0x00021207 (n = 2, m1 = 18, m2 = 7)
>(II) intel(0):    VCLK_DIVISOR_VGA1: 0x00031406 (n = 3, m1 = 20, m2 = 6)
>(II) intel(0):        VCLK_POST_DIV: 0x0000888b (vga0 p1 = 13, p2 = 4, vga1 p1 = 10, p2 = 4)
>(II) intel(0):            DPLL_TEST: 0x00000000 (, DPLLA input buffer disabled, DPLLB input buffer disabled)
>(II) intel(0):              D_STATE: 0x0000030f
>(II) intel(0):        DSPCLK_GATE_D: 0x00000000
>(II) intel(0):       RENCLK_GATE_D1: 0x00000000
>(II) intel(0):       RENCLK_GATE_D2: 0x00000000
>(II) intel(0):                SDVOB: 0x00000000 (disabled, pipe A, stall disabled, not detected)
>(II) intel(0):                SDVOC: 0x00000000 (disabled, pipe A, stall disabled, not detected)
>(II) intel(0):              SDVOUDI: 0x00000000
>(II) intel(0):               DSPARB: 0x00015455
>(II) intel(0):               DSPFW1: 0x00000000
>(II) intel(0):               DSPFW2: 0x00000000
>(II) intel(0):               DSPFW3: 0x00000000
>(II) intel(0):                 ADPA: 0x80000000
>(II) intel(0):                 LVDS: 0xc0000300 (enabled, pipe B)
>(II) intel(0):                 DVOA: 0x00000000
>(II) intel(0):                 DVOB: 0x00000000
>(II) intel(0):                 DVOC: 0x00000000
>(II) intel(0):          DVOA_SRCDIM: 0x00000000
>(II) intel(0):          DVOB_SRCDIM: 0x00000000
>(II) intel(0):          DVOC_SRCDIM: 0x00000000
>(II) intel(0):           PP_CONTROL: 0x00000001 (power target: on)
>(II) intel(0):            PP_STATUS: 0xd000000a (on, ready, sequencing on)
>(II) intel(0):         PFIT_CONTROL: 0x80000668
>(II) intel(0):      PFIT_PGM_RATIOS: 0x00000000
>(II) intel(0):      PORT_HOTPLUG_EN: 0x00000000
>(II) intel(0):    PORT_HOTPLUG_STAT: 0x00000000
>(II) intel(0):             DSPACNTR: 0xd8000000 (enabled, pipe A)
>(II) intel(0):           DSPASTRIDE: 0x00001000 (4096 bytes)
>(II) intel(0):              DSPAPOS: 0x00000000 (0, 0)
>(II) intel(0):             DSPASIZE: 0x02ff03ff (1024, 768)
>(II) intel(0):             DSPABASE: 0x007f0000
>(II) intel(0):             DSPASURF: 0x00000000
>(II) intel(0):          DSPATILEOFF: 0x00000000
>(II) intel(0):            PIPEACONF: 0x80000000 (enabled, single-wide)
>(II) intel(0):             PIPEASRC: 0x03ff02ff (1024, 768)
>(II) intel(0):                 FPA0: 0x0004150d (n = 4, m1 = 21, m2 = 13)
>(II) intel(0):                 FPA1: 0x00021207 (n = 2, m1 = 18, m2 = 7)
>(II) intel(0):               DPLL_A: 0x90820000 (enabled, non-dvo, default clock, DAC/serial mode, p1 = 4, p2 = 4)
>(II) intel(0):            DPLL_A_MD: 0x00000000
>(II) intel(0):             HTOTAL_A: 0x053f03ff (1024 active, 1344 total)
>(II) intel(0):             HBLANK_A: 0x053f03ff (1024 start, 1344 end)
>(II) intel(0):              HSYNC_A: 0x049f0417 (1048 start, 1184 end)
>(II) intel(0):             VTOTAL_A: 0x032502ff (768 active, 806 total)
>(II) intel(0):             VBLANK_A: 0x032502ff (768 start, 806 end)
>(II) intel(0):              VSYNC_A: 0x03080302 (771 start, 777 end)
>(II) intel(0):            BCLRPAT_A: 0x00000000
>(II) intel(0):         VSYNCSHIFT_A: 0x00000000
>(II) intel(0):             DSPBCNTR: 0xd9000000 (enabled, pipe B)
>(II) intel(0):           DSPBSTRIDE: 0x00001000 (4096 bytes)
>(II) intel(0):              DSPBPOS: 0x00000000 (0, 0)
>(II) intel(0):             DSPBSIZE: 0x02ff03ff (1024, 768)
>(II) intel(0):             DSPBBASE: 0x007f0000
>(II) intel(0):             DSPBSURF: 0x00000000
>(II) intel(0):          DSPBTILEOFF: 0x00000000
>(II) intel(0):            PIPEBCONF: 0x80000000 (enabled, single-wide)
>(II) intel(0):             PIPEBSRC: 0x03ff02ff (1024, 768)
>(II) intel(0):                 FPB0: 0x0003120c (n = 3, m1 = 18, m2 = 12)
>(II) intel(0):                 FPB1: 0x00021207 (n = 2, m1 = 18, m2 = 7)
>(II) intel(0):               DPLL_B: 0x90020000 (enabled, non-dvo, default clock, LVDS mode, p1 = 2, p2 = 2)
>(II) intel(0):            DPLL_B_MD: 0x00000000
>(II) intel(0):             HTOTAL_B: 0x053f03ff (1024 active, 1344 total)
>(II) intel(0):             HBLANK_B: 0x053f03ff (1024 start, 1344 end)
>(II) intel(0):              HSYNC_B: 0x049f0417 (1048 start, 1184 end)
>(II) intel(0):             VTOTAL_B: 0x032502ff (768 active, 806 total)
>(II) intel(0):             VBLANK_B: 0x032502ff (768 start, 806 end)
>(II) intel(0):              VSYNC_B: 0x03080302 (771 start, 777 end)
>(II) intel(0):            BCLRPAT_B: 0x00000000
>(II) intel(0):         VSYNCSHIFT_B: 0x00000000
>(II) intel(0):    VCLK_DIVISOR_VGA0: 0x00021207
>(II) intel(0):    VCLK_DIVISOR_VGA1: 0x00031406
>(II) intel(0):        VCLK_POST_DIV: 0x0000888b
>(II) intel(0):             VGACNTRL: 0x80000000 (disabled)
>(II) intel(0):               TV_CTL: 0x00000000
>(II) intel(0):               TV_DAC: 0x00000000
>(II) intel(0):             TV_CSC_Y: 0x00000000
>(II) intel(0):            TV_CSC_Y2: 0x00000000
>(II) intel(0):             TV_CSC_U: 0x00000000
>(II) intel(0):            TV_CSC_U2: 0x00000000
>(II) intel(0):             TV_CSC_V: 0x00000000
>(II) intel(0):            TV_CSC_V2: 0x00000000
>(II) intel(0):         TV_CLR_KNOBS: 0x00000000
>(II) intel(0):         TV_CLR_LEVEL: 0x00000000
>(II) intel(0):           TV_H_CTL_1: 0x00000000
>(II) intel(0):           TV_H_CTL_2: 0x00000000
>(II) intel(0):           TV_H_CTL_3: 0x00000000
>(II) intel(0):           TV_V_CTL_1: 0x00000000
>(II) intel(0):           TV_V_CTL_2: 0x00000000
>(II) intel(0):           TV_V_CTL_3: 0x00000000
>(II) intel(0):           TV_V_CTL_4: 0x00000000
>(II) intel(0):           TV_V_CTL_5: 0x00000000
>(II) intel(0):           TV_V_CTL_6: 0x00000000
>(II) intel(0):           TV_V_CTL_7: 0x00000000
>(II) intel(0):          TV_SC_CTL_1: 0x00000000
>(II) intel(0):          TV_SC_CTL_2: 0x00000000
>(II) intel(0):          TV_SC_CTL_3: 0x00000000
>(II) intel(0):           TV_WIN_POS: 0x00000000
>(II) intel(0):          TV_WIN_SIZE: 0x00000000
>(II) intel(0):      TV_FILTER_CTL_1: 0x00000000
>(II) intel(0):      TV_FILTER_CTL_2: 0x00000000
>(II) intel(0):      TV_FILTER_CTL_3: 0x00000000
>(II) intel(0):        TV_CC_CONTROL: 0x00000000
>(II) intel(0):           TV_CC_DATA: 0x00000000
>(II) intel(0):          TV_H_LUMA_0: 0x00000000
>(II) intel(0):         TV_H_LUMA_59: 0x00000000
>(II) intel(0):        TV_H_CHROMA_0: 0x00000000
>(II) intel(0):       TV_H_CHROMA_59: 0x00000000
>(II) intel(0):                 SR00: 0x03
>(II) intel(0):                 SR01: 0x00
>(II) intel(0):                 SR02: 0x03
>(II) intel(0):                 SR03: 0x00
>(II) intel(0):                 SR04: 0x02
>(II) intel(0):                 SR05: 0x00
>(II) intel(0):                 SR06: 0x00
>(II) intel(0):                 SR07: 0x00
>(II) intel(0):                  MSR: 0x67
>(II) intel(0):                 CR00: 0x5f
>(II) intel(0):                 CR01: 0x4f
>(II) intel(0):                 CR02: 0x50
>(II) intel(0):                 CR03: 0x82
>(II) intel(0):                 CR04: 0x55
>(II) intel(0):                 CR05: 0x81
>(II) intel(0):                 CR06: 0xbf
>(II) intel(0):                 CR07: 0x1f
>(II) intel(0):                 CR08: 0x00
>(II) intel(0):                 CR09: 0x4f
>(II) intel(0):                 CR0a: 0x1f
>(II) intel(0):                 CR0b: 0x1e
>(II) intel(0):                 CR0c: 0x00
>(II) intel(0):                 CR0d: 0x00
>(II) intel(0):                 CR0e: 0x00
>(II) intel(0):                 CR0f: 0x00
>(II) intel(0):                 CR10: 0x9c
>(II) intel(0):                 CR11: 0x0e
>(II) intel(0):                 CR12: 0x8f
>(II) intel(0):                 CR13: 0x28
>(II) intel(0):                 CR14: 0x1f
>(II) intel(0):                 CR15: 0x96
>(II) intel(0):                 CR16: 0xb9
>(II) intel(0):                 CR17: 0xa3
>(II) intel(0):                 CR18: 0xff
>(II) intel(0):                 CR19: 0x00
>(II) intel(0):                 CR1a: 0x00
>(II) intel(0):                 CR1b: 0x00
>(II) intel(0):                 CR1c: 0x00
>(II) intel(0):                 CR1d: 0x00
>(II) intel(0):                 CR1e: 0x00
>(II) intel(0):                 CR1f: 0x00
>(II) intel(0):                 CR20: 0x00
>(II) intel(0):                 CR21: 0x00
>(II) intel(0):                 CR22: 0x00
>(II) intel(0):                 CR23: 0x00
>(II) intel(0):                 CR24: 0x00
>(WW) intel(0): p1 out of range
>(II) intel(0): pipe A dot 208000 n 4 m1 21 m2 13 p1 1 p2 10
>(II) intel(0): pipe B dot 109440 n 3 m1 18 m2 12 p1 2 p2 10
>(II) intel(0): DumpRegsEnd
>(II) intel(0): Output configuration:
>(II) intel(0):   Pipe A is on
>(II) intel(0):   Display plane A is now enabled and connected to pipe A.
>(II) intel(0):   Pipe B is on
>(II) intel(0):   Display plane B is now enabled and connected to pipe B.
>(II) intel(0):   Output VGA is connected to pipe A
>(II) intel(0):   Output LVDS is connected to pipe B
>(==) intel(0): Backing store disabled
>(==) intel(0): Silken mouse enabled
>(II) intel(0): Initializing HW Cursor
>(**) Option "dpms"
>(**) intel(0): DPMS enabled
>(II) intel(0): Set up overlay video
>(II) intel(0): X context handle = 0x1
>0 = xf86BlockSIGIO()
>xf86UnblockSIGIO(0)
>(II) intel(0): [drm] installed DRM signal handler
>(II) intel(0): [DRI] installation complete
>(II) intel(0): [drm] dma control initialized, using IRQ 169
>(II) intel(0): direct rendering: Enabled
>(II) intel(0): RandR enabled, ignore the following RandR disabled message.
>(WW) intel(0): Option "NoCheckLid" is not used
>(WW) intel(0): Option "IgnoreEDID" is not used
>InitOutput - xf86Screens[0]->pScreen = 0x8219cd0
>xf86Screens[0]->pScreen->CreateWindow = 0xb7ae9c50
>(--) RandR disabled
>PostScreenInit  generation: 1
>Entering OPERATING state
>Enable access 0
>(II) Initializing built-in extension MIT-SHM
>(II) Initializing built-in extension XInputExtension
>(II) Initializing built-in extension XTEST
>(II) Initializing built-in extension XKEYBOARD
>(II) Initializing built-in extension XC-APPGROUP
>(II) Initializing built-in extension XAccessControlExtension
>(II) Initializing built-in extension SECURITY
>(II) Initializing built-in extension XINERAMA
>(II) Initializing built-in extension XFIXES
>(II) Initializing built-in extension XFree86-Bigfont
>(II) Initializing built-in extension RENDER
>(II) Initializing built-in extension RANDR
>(II) Initializing built-in extension COMPOSITE
>(II) Initializing built-in extension DAMAGE
>(II) Initializing built-in extension XEVIE
>Extension XEVIE:
>Extension DAMAGE:
>Extension COMPOSITE:
>Extension RANDR:
>Extension RENDER:
>Extension XFree86-Bigfont:
>Extension XFIXES:
>Extension XINERAMA:
>Extension SECURITY:
>Extension XAccessControlExtension:
>Extension XC-APPGROUP:
>Extension XKEYBOARD:
>Extension XTEST:
>Extension XInputExtension:
>Extension MIT-SHM:
>Extension GLX:
>	DOUBLE-BUFFER
>Extension X-Resource:
>Extension XVideo-MotionCompensation:
>Extension XVideo:
>Extension Extended-Visual-Information:
>Extension TOG-CUP:
>Extension DPMS:
>Extension XFree86-DGA:
>Extension XFree86-Misc:
>Extension XFree86-VidModeExtension:
>Extension XC-MISC:
>Extension MIT-SCREEN-SAVER:
>Extension SYNC:
>Extension BIG-REQUESTS:
>Extension MIT-SUNDRY-NONSTANDARD:
>Extension SHAPE:
>Extension XFree86-DRI:
>XFree86-DRI
>SHAPE
>MIT-SUNDRY-NONSTANDARD
>BIG-REQUESTS
>SYNC
>MIT-SCREEN-SAVER
>XC-MISC
>XFree86-VidModeExtension
>XFree86-Misc
>XFree86-DGA
>DPMS
>TOG-CUP
>Extended-Visual-Information
>XVideo
>XVideo-MotionCompensation
>X-Resource
>DOUBLE-BUFFER
>GLX
>MIT-SHM
>XInputExtension
>XTEST
>XKEYBOARD
>XC-APPGROUP
>XAccessControlExtension
>SECURITY
>XINERAMA
>XFIXES
>XFree86-Bigfont
>RENDER
>RANDR
>COMPOSITE
>DAMAGE
>XEVIE
>Extension XFree86-DRI
>Extension SHAPE
>Extension MIT-SUNDRY-NONSTANDARD
>Extension BIG-REQUESTS
>Extension SYNC
>Extension MIT-SCREEN-SAVER
>Extension XC-MISC
>Extension XFree86-VidModeExtension
>Extension XFree86-Misc
>Extension XFree86-DGA
>Extension DPMS
>Extension TOG-CUP
>Extension Extended-Visual-Information
>Extension XVideo
>Extension XVideo-MotionCompensation
>Extension X-Resource
>Extension GLX
>Extension MIT-SHM
>Extension XInputExtension
>Extension XTEST
>Extension XKEYBOARD
>Extension XC-APPGROUP
>Extension XAccessControlExtension
>Extension SECURITY
>Extension XINERAMA
>Extension XFIXES
>Extension XFree86-Bigfont
>Extension RENDER
>Extension RANDR
>Extension COMPOSITE
>Extension DAMAGE
>Extension XEVIE
>XFree86VidModeExtensionInit
>VidModeExtensionInit
>XFree86MiscExtensionInit
>drmOpenDevice: node name is /dev/dri/card0
>drmOpenDevice: open result is 10, (OK)
>drmOpenByBusid: Searching for BusID pci:0000:00:02.0
>drmOpenDevice: node name is /dev/dri/card0
>drmOpenDevice: open result is 10, (OK)
>drmOpenByBusid: drmOpenMinor returns 10
>drmOpenByBusid: drmGetBusid reports pci:0000:00:02.0
>(WW) AIGLX: 3D driver claims to not support visual 0x23
>(WW) AIGLX: 3D driver claims to not support visual 0x24
>(WW) AIGLX: 3D driver claims to not support visual 0x25
>(WW) AIGLX: 3D driver claims to not support visual 0x26
>(WW) AIGLX: 3D driver claims to not support visual 0x27
>(WW) AIGLX: 3D driver claims to not support visual 0x28
>(WW) AIGLX: 3D driver claims to not support visual 0x29
>(WW) AIGLX: 3D driver claims to not support visual 0x2a
>(WW) AIGLX: 3D driver claims to not support visual 0x2b
>(WW) AIGLX: 3D driver claims to not support visual 0x2c
>(WW) AIGLX: 3D driver claims to not support visual 0x2d
>(WW) AIGLX: 3D driver claims to not support visual 0x2e
>(WW) AIGLX: 3D driver claims to not support visual 0x2f
>(WW) AIGLX: 3D driver claims to not support visual 0x30
>(WW) AIGLX: 3D driver claims to not support visual 0x31
>(WW) AIGLX: 3D driver claims to not support visual 0x32
>(II) AIGLX: Loaded and initialized /usr/lib/dri/i915_dri.so
>(II) GLX: Initialized DRI GL provider for screen 0
>(II) intel(0): Setting screen physical size to 260 x 195
>Popen: `"/usr/bin/xkbcomp" -w 1 "-R/etc/X11/xkb-broken" -xkm "-" -em1 "The XKEYBOARD keymap compiler (xkbcomp) reports:" -emp "> " -eml "Errors from xkbcomp are not fatal to the X server" "/var/tmp/server-0.xkm"', fp = 0x82615e8
>Pclose: fp = 0x82615e8
>(dix) initialising device 0
>(dix) initialising device 1
>(dix) enabling device 0
>(dix) enabling device 1
>xf86CreateRootWindow(0x825ff38)
>xf86CreateRootWindow() returns 1
>0 = xf86BlockSIGIO()
>xf86UnblockSIGIO(0)
>[dbus] registered object path /org/x/config/0
>AllocNewConnection: client index = 1, socket fd = 12
>[config] adding device
>(II) LoadModule: "evdev"
>LoaderOpen(/usr/lib/xorg/modules/input//evdev_drv.so)
>(II) Loading /usr/lib/xorg/modules/input//evdev_drv.so
>(II) Module evdev: vendor="X.Org Foundation"
>	compiled for 7.1.99.2, module version = 1.1.0
>	Module class: X.Org XInput Driver
>	ABI class: X.Org XInput driver, version 1.0
>(II) evdev brain: Rescanning devices (1).
>(**) /dev/input/event3-: always reports core events
>(II) XINPUT: Adding extended input device "/dev/input/event3-" (type: KEYBOARD)
>Popen: `"/usr/bin/xkbcomp" -w 1 "-R/etc/X11/xkb-broken" -xkm "-" -em1 "The XKEYBOARD keymap compiler (xkbcomp) reports:" -emp "> " -eml "Errors from xkbcomp are not fatal to the X server" "/var/tmp/server-0.xkm"', fp = 0x8301ed8
>Pclose: fp = 0x8301ed8
>(II) /dev/input/event3-: Init
>(II) /dev/input/event3-: On
>FlushingSerial
>0 = xf86BlockSIGIO()
>xf86UnblockSIGIO(0)
>[config] adding device
>(II) LoadModule: "evdev"
>LoaderOpen(/usr/lib/xorg/modules/input//evdev_drv.so)
>(II) Reloading /usr/lib/xorg/modules/input//evdev_drv.so
>(II) evdev brain: Rescanning devices (2).
>(**) /dev/input/event2-isa0060/serio1/input0: always reports core events
>(II) /dev/input/event2-isa0060/serio1/input0: Found 2 relative axes.
>(II) /dev/input/event2-isa0060/serio1/input0: Configuring as pointer.
>(II) /dev/input/event2-isa0060/serio1/input0: Found 3 mouse buttons
>(**) /dev/input/event2-isa0060/serio1/input0: Configuring 2 relative axes.
>(II) /dev/input/event2-isa0060/serio1/input0: Configured 3 mouse buttons
>(II) XINPUT: Adding extended input device "/dev/input/event2-isa0060/serio1/input0" (type: MOUSE)
>(**) /dev/input/event2-isa0060/serio1/input0: 2 valuators.
>(**) ../../src/evdev_btn.c (166): Registering 3 buttons.
>(II) /dev/input/event2-isa0060/serio1/input0: Init
>(II) /dev/input/event2-isa0060/serio1/input0: On
>FlushingSerial
>0 = xf86BlockSIGIO()
>xf86UnblockSIGIO(0)
>0 = xf86BlockSIGIO()
>xf86UnblockSIGIO(0)
>AllocNewConnection: client index = 2, socket fd = 15
>[config] adding device
>(II) LoadModule: "evdev"
>LoaderOpen(/usr/lib/xorg/modules/input//evdev_drv.so)
>(II) Reloading /usr/lib/xorg/modules/input//evdev_drv.so
>(II) evdev brain: Rescanning devices (3).
>(**) /dev/input/event0-isa0060/serio0/input0: always reports core events
>(II) XINPUT: Adding extended input device "/dev/input/event0-isa0060/serio0/input0" (type: KEYBOARD)
>Popen: `"/usr/bin/xkbcomp" -w 1 "-R/etc/X11/xkb-broken" -xkm "-" -em1 "The XKEYBOARD keymap compiler (xkbcomp) reports:" -emp "> " -eml "Errors from xkbcomp are not fatal to the X server" "/var/tmp/server-0.xkm"', fp = 0x832be40
>Pclose: fp = 0x832be40
>(II) /dev/input/event0-isa0060/serio0/input0: Init
>(II) /dev/input/event0-isa0060/serio0/input0: On
>FlushingSerial
>0 = xf86BlockSIGIO()
>xf86UnblockSIGIO(0)
>AllocNewConnection: client index = 3, socket fd = 17
>AllocNewConnection: client index = 4, socket fd = 18
>AllocNewConnection: client index = 4, socket fd = 18
>AllocNewConnection: client index = 5, socket fd = 19
>AllocNewConnection: client index = 5, socket fd = 19
>AllocNewConnection: client index = 5, socket fd = 19
>AllocNewConnection: client index = 5, socket fd = 19
>AllocNewConnection: client index = 5, socket fd = 19
>AllocNewConnection: client index = 6, socket fd = 20
>AllocNewConnection: client index = 7, socket fd = 21
>AllocNewConnection: client index = 8, socket fd = 22
>AllocNewConnection: client index = 9, socket fd = 23
>AllocNewConnection: client index = 10, socket fd = 24
>AllocNewConnection: client index = 11, socket fd = 25
>AllocNewConnection: client index = 12, socket fd = 26
>AllocNewConnection: client index = 13, socket fd = 27
>AllocNewConnection: client index = 13, socket fd = 27
>AllocNewConnection: client index = 14, socket fd = 28
>AllocNewConnection: client index = 15, socket fd = 29
>AllocNewConnection: client index = 16, socket fd = 30
>XF86VidModeQueryVersion
>XF86VidModeSetClientVersion
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>AllocNewConnection: client index = 17, socket fd = 31
>AllocNewConnection: client index = 18, socket fd = 32
>AllocNewConnection: client index = 19, socket fd = 33
>AllocNewConnection: client index = 20, socket fd = 33
>AllocNewConnection: client index = 21, socket fd = 34
>AllocNewConnection: client index = 21, socket fd = 34
>Popen: `"/usr/bin/xkbcomp" -w 1 "-R/etc/X11/xkb-broken" -xkm "-" -em1 "The XKEYBOARD keymap compiler (xkbcomp) reports:" -emp "> " -eml "Errors from xkbcomp are not fatal to the X server" "/var/tmp/server-0.xkm"', fp = 0x838d938
>Pclose: fp = 0x838d938
>AllocNewConnection: client index = 21, socket fd = 34
>AllocNewConnection: client index = 22, socket fd = 35
>AllocNewConnection: client index = 22, socket fd = 35
>AllocNewConnection: client index = 23, socket fd = 36
>AllocNewConnection: client index = 23, socket fd = 36
>AllocNewConnection: client index = 23, socket fd = 36
>AllocNewConnection: client index = 22, socket fd = 35
>AllocNewConnection: client index = 22, socket fd = 35
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>AllocNewConnection: client index = 22, socket fd = 35
>AllocNewConnection: client index = 22, socket fd = 35
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>SetGrabKeysState - disabled
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>VidModeAvailable
>VidModeAvailable
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>AllocNewConnection: client index = 22, socket fd = 35
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>SetGrabKeysState - enabled
>AllocNewConnection: client index = 22, socket fd = 35
>AllocNewConnection: client index = 24, socket fd = 37
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>AllocNewConnection: client index = 22, socket fd = 35
>AllocNewConnection: client index = 22, socket fd = 35
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>SetGrabKeysState - disabled
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>VidModeAvailable
>VidModeAvailable
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>AllocNewConnection: client index = 22, socket fd = 35
>(II) intel(0): EDID for output VGA
>(II) intel(0): Not using default mode "640x350" (vrefresh out of range)
>(II) intel(0): Not using default mode "640x400" (vrefresh out of range)
>(II) intel(0): Not using default mode "720x400" (vrefresh out of range)
>(II) intel(0): Not using default mode "640x480" (vrefresh out of range)
>(II) intel(0): Not using default mode "640x480" (vrefresh out of range)
>(II) intel(0): Not using default mode "640x480" (vrefresh out of range)
>(II) intel(0): Not using default mode "800x600" (vrefresh out of range)
>(II) intel(0): Not using default mode "800x600" (vrefresh out of range)
>(II) intel(0): Not using default mode "800x600" (vrefresh out of range)
>(II) intel(0): Not using default mode "800x600" (vrefresh out of range)
>(II) intel(0): Not using default mode "1024x768" (vrefresh out of range)
>(II) intel(0): Not using default mode "1024x768" (vrefresh out of range)
>(II) intel(0): Not using default mode "1024x768" (vrefresh out of range)
>(II) intel(0): Not using default mode "1152x864" (width too large for virtual size)
>(II) intel(0): Not using default mode "1280x960" (width too large for virtual size)
>(II) intel(0): Not using default mode "1280x960" (width too large for virtual size)
>(II) intel(0): Not using default mode "1280x1024" (width too large for virtual size)
>(II) intel(0): Not using default mode "1280x1024" (width too large for virtual size)
>(II) intel(0): Not using default mode "1280x1024" (width too large for virtual size)
>(II) intel(0): Not using default mode "1600x1200" (height too large for virtual size)
>(II) intel(0): Not using default mode "1600x1200" (height too large for virtual size)
>(II) intel(0): Not using default mode "1600x1200" (height too large for virtual size)
>(II) intel(0): Not using default mode "1600x1200" (height too large for virtual size)
>(II) intel(0): Not using default mode "1600x1200" (height too large for virtual size)
>(II) intel(0): Not using default mode "1792x1344" (height too large for virtual size)
>(II) intel(0): Not using default mode "1792x1344" (height too large for virtual size)
>(II) intel(0): Not using default mode "1856x1392" (height too large for virtual size)
>(II) intel(0): Not using default mode "1856x1392" (height too large for virtual size)
>(II) intel(0): Not using default mode "1920x1440" (height too large for virtual size)
>(II) intel(0): Not using default mode "1920x1440" (height too large for virtual size)
>(II) intel(0): Not using default mode "832x624" (vrefresh out of range)
>(II) intel(0): Not using default mode "1152x768" (width too large for virtual size)
>(II) intel(0): Not using default mode "1400x1050" (height too large for virtual size)
>(II) intel(0): Not using default mode "1400x1050" (height too large for virtual size)
>(II) intel(0): Not using default mode "1600x1024" (width too large for virtual size)
>(II) intel(0): Not using default mode "1920x1440" (height too large for virtual size)
>(II) intel(0): Not using default mode "2048x1536" (height too large for virtual size)
>(II) intel(0): Not using default mode "2048x1536" (height too large for virtual size)
>(II) intel(0): Not using default mode "2048x1536" (height too large for virtual size)
>(II) intel(0): Printing probed modes for output VGA
>(II) intel(0): Modeline "1024x768"x60.0   65.00  1024 1048 1184 1344  768 771 777 806 -hsync -vsync (48.4 kHz)
>(II) intel(0): Modeline "800x600"x60.3   40.00  800 840 968 1056  600 601 605 628 +hsync +vsync (37.9 kHz)
>(II) intel(0): Modeline "640x480"x59.9   25.18  640 656 752 800  480 490 492 525 -hsync -vsync (31.5 kHz)
>(II) intel(0): EDID for output LVDS
>(II) intel(0): Not using default mode "1152x864" (width too large for virtual size)
>(II) intel(0): Not using default mode "1280x960" (width too large for virtual size)
>(II) intel(0): Not using default mode "1280x960" (width too large for virtual size)
>(II) intel(0): Not using default mode "1280x1024" (width too large for virtual size)
>(II) intel(0): Not using default mode "1280x1024" (width too large for virtual size)
>(II) intel(0): Not using default mode "1280x1024" (width too large for virtual size)
>(II) intel(0): Not using default mode "1600x1200" (height too large for virtual size)
>(II) intel(0): Not using default mode "1600x1200" (height too large for virtual size)
>(II) intel(0): Not using default mode "1600x1200" (height too large for virtual size)
>(II) intel(0): Not using default mode "1600x1200" (height too large for virtual size)
>(II) intel(0): Not using default mode "1600x1200" (height too large for virtual size)
>(II) intel(0): Not using default mode "1792x1344" (height too large for virtual size)
>(II) intel(0): Not using default mode "1792x1344" (height too large for virtual size)
>(II) intel(0): Not using default mode "1856x1392" (height too large for virtual size)
>(II) intel(0): Not using default mode "1856x1392" (height too large for virtual size)
>(II) intel(0): Not using default mode "1920x1440" (height too large for virtual size)
>(II) intel(0): Not using default mode "1920x1440" (height too large for virtual size)
>(II) intel(0): Not using default mode "1152x768" (width too large for virtual size)
>(II) intel(0): Not using default mode "1400x1050" (height too large for virtual size)
>(II) intel(0): Not using default mode "1400x1050" (height too large for virtual size)
>(II) intel(0): Not using default mode "1600x1024" (width too large for virtual size)
>(II) intel(0): Not using default mode "1920x1440" (height too large for virtual size)
>(II) intel(0): Not using default mode "2048x1536" (height too large for virtual size)
>(II) intel(0): Not using default mode "2048x1536" (height too large for virtual size)
>(II) intel(0): Not using default mode "2048x1536" (height too large for virtual size)
>(II) intel(0): Printing probed modes for output LVDS
>(II) intel(0): Modeline "1024x768"x252.6  273.60  1024 1048 1184 1344  768 771 777 806 (203.6 kHz)
>(II) intel(0): Modeline "1024x768"x85.0   94.50  1024 1072 1168 1376  768 769 772 808 +hsync +vsync (68.7 kHz)
>(II) intel(0): Modeline "1024x768"x75.0   78.75  1024 1040 1136 1312  768 769 772 800 +hsync +vsync (60.0 kHz)
>(II) intel(0): Modeline "1024x768"x70.1   75.00  1024 1048 1184 1328  768 771 777 806 -hsync -vsync (56.5 kHz)
>(II) intel(0): Modeline "1024x768"x60.0   65.00  1024 1048 1184 1344  768 771 777 806 -hsync -vsync (48.4 kHz)
>(II) intel(0): Modeline "832x624"x74.6   57.28  832 864 928 1152  624 625 628 667 -hsync -vsync (49.7 kHz)
>(II) intel(0): Modeline "800x600"x85.1   56.30  800 832 896 1048  600 601 604 631 +hsync +vsync (53.7 kHz)
>(II) intel(0): Modeline "800x600"x72.2   50.00  800 856 976 1040  600 637 643 666 +hsync +vsync (48.1 kHz)
>(II) intel(0): Modeline "800x600"x75.0   49.50  800 816 896 1056  600 601 604 625 +hsync +vsync (46.9 kHz)
>(II) intel(0): Modeline "800x600"x60.3   40.00  800 840 968 1056  600 601 605 628 +hsync +vsync (37.9 kHz)
>(II) intel(0): Modeline "800x600"x56.2   36.00  800 824 896 1024  600 601 603 625 +hsync +vsync (35.2 kHz)
>(II) intel(0): Modeline "640x480"x85.0   36.00  640 696 752 832  480 481 484 509 -hsync -vsync (43.3 kHz)
>(II) intel(0): Modeline "640x480"x72.8   31.50  640 664 704 832  480 489 492 520 -hsync -vsync (37.9 kHz)
>(II) intel(0): Modeline "640x480"x75.0   31.50  640 656 720 840  480 481 484 500 -hsync -vsync (37.5 kHz)
>(II) intel(0): Modeline "640x480"x59.9   25.18  640 656 752 800  480 490 492 525 -hsync -vsync (31.5 kHz)
>(II) intel(0): Modeline "720x400"x85.0   35.50  720 756 828 936  400 401 404 446 -hsync +vsync (37.9 kHz)
>(II) intel(0): Modeline "640x400"x85.1   31.50  640 672 736 832  400 401 404 445 -hsync +vsync (37.9 kHz)
>(II) intel(0): Modeline "640x350"x85.1   31.50  640 672 736 832  350 382 385 445 +hsync -vsync (37.9 kHz)
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>SetGrabKeysState - enabled
>AllocNewConnection: client index = 22, socket fd = 35
>AllocNewConnection: client index = 24, socket fd = 37
>AllocNewConnection: client index = 22, socket fd = 35
>AllocNewConnection: client index = 24, socket fd = 37
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>AllocNewConnection: client index = 22, socket fd = 35
>AllocNewConnection: client index = 22, socket fd = 35
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>SetGrabKeysState - disabled
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>VidModeAvailable
>VidModeAvailable
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>AllocNewConnection: client index = 22, socket fd = 35
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>Enable access 0
>Enable access 0
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>AllocNewConnection: client index = 22, socket fd = 35
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>SetGrabKeysState - enabled
>AllocNewConnection: client index = 22, socket fd = 35
>AllocNewConnection: client index = 24, socket fd = 37
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>AllocNewConnection: client index = 22, socket fd = 35
>AllocNewConnection: client index = 22, socket fd = 35
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>SetGrabKeysState - disabled
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>VidModeAvailable
>VidModeAvailable
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>AllocNewConnection: client index = 22, socket fd = 35
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>SetGrabKeysState - enabled
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>AllocNewConnection: client index = 22, socket fd = 35
>AllocNewConnection: client index = 22, socket fd = 35
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>SetGrabKeysState - disabled
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>VidModeAvailable
>VidModeAvailable
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>AllocNewConnection: client index = 22, socket fd = 35
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>SetGrabKeysState - enabled
>AllocNewConnection: client index = 22, socket fd = 35
>AllocNewConnection: client index = 24, socket fd = 37
>AllocNewConnection: client index = 24, socket fd = 37
>AllocNewConnection: client index = 25, socket fd = 38
>AllocNewConnection: client index = 25, socket fd = 38
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>AllocNewConnection: client index = 24, socket fd = 37
>AllocNewConnection: client index = 24, socket fd = 37
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>SetGrabKeysState - disabled
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>VidModeAvailable
>VidModeAvailable
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>AllocNewConnection: client index = 24, socket fd = 37
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>SetGrabKeysState - enabled
>AllocNewConnection: client index = 14, socket fd = 28
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>AllocNewConnection: client index = 22, socket fd = 35
>AllocNewConnection: client index = 22, socket fd = 35
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>SetGrabKeysState - disabled
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>VidModeAvailable
>VidModeAvailable
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>AllocNewConnection: client index = 22, socket fd = 35
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>SetGrabKeysState - enabled
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>AllocNewConnection: client index = 22, socket fd = 35
>AllocNewConnection: client index = 22, socket fd = 35
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>SetGrabKeysState - disabled
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>VidModeAvailable
>VidModeAvailable
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>AllocNewConnection: client index = 22, socket fd = 35
>(II) intel(0): EDID for output VGA
>(II) intel(0): Not using default mode "640x350" (vrefresh out of range)
>(II) intel(0): Not using default mode "640x400" (vrefresh out of range)
>(II) intel(0): Not using default mode "720x400" (vrefresh out of range)
>(II) intel(0): Not using default mode "640x480" (vrefresh out of range)
>(II) intel(0): Not using default mode "640x480" (vrefresh out of range)
>(II) intel(0): Not using default mode "640x480" (vrefresh out of range)
>(II) intel(0): Not using default mode "800x600" (vrefresh out of range)
>(II) intel(0): Not using default mode "800x600" (vrefresh out of range)
>(II) intel(0): Not using default mode "800x600" (vrefresh out of range)
>(II) intel(0): Not using default mode "800x600" (vrefresh out of range)
>(II) intel(0): Not using default mode "1024x768" (vrefresh out of range)
>(II) intel(0): Not using default mode "1024x768" (vrefresh out of range)
>(II) intel(0): Not using default mode "1024x768" (vrefresh out of range)
>(II) intel(0): Not using default mode "1152x864" (width too large for virtual size)
>(II) intel(0): Not using default mode "1280x960" (width too large for virtual size)
>(II) intel(0): Not using default mode "1280x960" (width too large for virtual size)
>(II) intel(0): Not using default mode "1280x1024" (width too large for virtual size)
>(II) intel(0): Not using default mode "1280x1024" (width too large for virtual size)
>(II) intel(0): Not using default mode "1280x1024" (width too large for virtual size)
>(II) intel(0): Not using default mode "1600x1200" (height too large for virtual size)
>(II) intel(0): Not using default mode "1600x1200" (height too large for virtual size)
>(II) intel(0): Not using default mode "1600x1200" (height too large for virtual size)
>(II) intel(0): Not using default mode "1600x1200" (height too large for virtual size)
>(II) intel(0): Not using default mode "1600x1200" (height too large for virtual size)
>(II) intel(0): Not using default mode "1792x1344" (height too large for virtual size)
>(II) intel(0): Not using default mode "1792x1344" (height too large for virtual size)
>(II) intel(0): Not using default mode "1856x1392" (height too large for virtual size)
>(II) intel(0): Not using default mode "1856x1392" (height too large for virtual size)
>(II) intel(0): Not using default mode "1920x1440" (height too large for virtual size)
>(II) intel(0): Not using default mode "1920x1440" (height too large for virtual size)
>(II) intel(0): Not using default mode "832x624" (vrefresh out of range)
>(II) intel(0): Not using default mode "1152x768" (width too large for virtual size)
>(II) intel(0): Not using default mode "1400x1050" (height too large for virtual size)
>(II) intel(0): Not using default mode "1400x1050" (height too large for virtual size)
>(II) intel(0): Not using default mode "1600x1024" (width too large for virtual size)
>(II) intel(0): Not using default mode "1920x1440" (height too large for virtual size)
>(II) intel(0): Not using default mode "2048x1536" (height too large for virtual size)
>(II) intel(0): Not using default mode "2048x1536" (height too large for virtual size)
>(II) intel(0): Not using default mode "2048x1536" (height too large for virtual size)
>(II) intel(0): Printing probed modes for output VGA
>(II) intel(0): Modeline "1024x768"x60.0   65.00  1024 1048 1184 1344  768 771 777 806 -hsync -vsync (48.4 kHz)
>(II) intel(0): Modeline "800x600"x60.3   40.00  800 840 968 1056  600 601 605 628 +hsync +vsync (37.9 kHz)
>(II) intel(0): Modeline "640x480"x59.9   25.18  640 656 752 800  480 490 492 525 -hsync -vsync (31.5 kHz)
>(II) intel(0): EDID for output LVDS
>(II) intel(0): Not using default mode "1152x864" (width too large for virtual size)
>(II) intel(0): Not using default mode "1280x960" (width too large for virtual size)
>(II) intel(0): Not using default mode "1280x960" (width too large for virtual size)
>(II) intel(0): Not using default mode "1280x1024" (width too large for virtual size)
>(II) intel(0): Not using default mode "1280x1024" (width too large for virtual size)
>(II) intel(0): Not using default mode "1280x1024" (width too large for virtual size)
>(II) intel(0): Not using default mode "1600x1200" (height too large for virtual size)
>(II) intel(0): Not using default mode "1600x1200" (height too large for virtual size)
>(II) intel(0): Not using default mode "1600x1200" (height too large for virtual size)
>(II) intel(0): Not using default mode "1600x1200" (height too large for virtual size)
>(II) intel(0): Not using default mode "1600x1200" (height too large for virtual size)
>(II) intel(0): Not using default mode "1792x1344" (height too large for virtual size)
>(II) intel(0): Not using default mode "1792x1344" (height too large for virtual size)
>(II) intel(0): Not using default mode "1856x1392" (height too large for virtual size)
>(II) intel(0): Not using default mode "1856x1392" (height too large for virtual size)
>(II) intel(0): Not using default mode "1920x1440" (height too large for virtual size)
>(II) intel(0): Not using default mode "1920x1440" (height too large for virtual size)
>(II) intel(0): Not using default mode "1152x768" (width too large for virtual size)
>(II) intel(0): Not using default mode "1400x1050" (height too large for virtual size)
>(II) intel(0): Not using default mode "1400x1050" (height too large for virtual size)
>(II) intel(0): Not using default mode "1600x1024" (width too large for virtual size)
>(II) intel(0): Not using default mode "1920x1440" (height too large for virtual size)
>(II) intel(0): Not using default mode "2048x1536" (height too large for virtual size)
>(II) intel(0): Not using default mode "2048x1536" (height too large for virtual size)
>(II) intel(0): Not using default mode "2048x1536" (height too large for virtual size)
>(II) intel(0): Printing probed modes for output LVDS
>(II) intel(0): Modeline "1024x768"x252.6  273.60  1024 1048 1184 1344  768 771 777 806 (203.6 kHz)
>(II) intel(0): Modeline "1024x768"x85.0   94.50  1024 1072 1168 1376  768 769 772 808 +hsync +vsync (68.7 kHz)
>(II) intel(0): Modeline "1024x768"x75.0   78.75  1024 1040 1136 1312  768 769 772 800 +hsync +vsync (60.0 kHz)
>(II) intel(0): Modeline "1024x768"x70.1   75.00  1024 1048 1184 1328  768 771 777 806 -hsync -vsync (56.5 kHz)
>(II) intel(0): Modeline "1024x768"x60.0   65.00  1024 1048 1184 1344  768 771 777 806 -hsync -vsync (48.4 kHz)
>(II) intel(0): Modeline "832x624"x74.6   57.28  832 864 928 1152  624 625 628 667 -hsync -vsync (49.7 kHz)
>(II) intel(0): Modeline "800x600"x85.1   56.30  800 832 896 1048  600 601 604 631 +hsync +vsync (53.7 kHz)
>(II) intel(0): Modeline "800x600"x72.2   50.00  800 856 976 1040  600 637 643 666 +hsync +vsync (48.1 kHz)
>(II) intel(0): Modeline "800x600"x75.0   49.50  800 816 896 1056  600 601 604 625 +hsync +vsync (46.9 kHz)
>(II) intel(0): Modeline "800x600"x60.3   40.00  800 840 968 1056  600 601 605 628 +hsync +vsync (37.9 kHz)
>(II) intel(0): Modeline "800x600"x56.2   36.00  800 824 896 1024  600 601 603 625 +hsync +vsync (35.2 kHz)
>(II) intel(0): Modeline "640x480"x85.0   36.00  640 696 752 832  480 481 484 509 -hsync -vsync (43.3 kHz)
>(II) intel(0): Modeline "640x480"x72.8   31.50  640 664 704 832  480 489 492 520 -hsync -vsync (37.9 kHz)
>(II) intel(0): Modeline "640x480"x75.0   31.50  640 656 720 840  480 481 484 500 -hsync -vsync (37.5 kHz)
>(II) intel(0): Modeline "640x480"x59.9   25.18  640 656 752 800  480 490 492 525 -hsync -vsync (31.5 kHz)
>(II) intel(0): Modeline "720x400"x85.0   35.50  720 756 828 936  400 401 404 446 -hsync +vsync (37.9 kHz)
>(II) intel(0): Modeline "640x400"x85.1   31.50  640 672 736 832  400 401 404 445 -hsync +vsync (37.9 kHz)
>(II) intel(0): Modeline "640x350"x85.1   31.50  640 672 736 832  350 382 385 445 +hsync -vsync (37.9 kHz)
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>AllocNewConnection: client index = 22, socket fd = 35
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>SetGrabKeysState - enabled
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>VidModeAvailable
>AllocNewConnection: client index = 22, socket fd = 35
>AllocNewConnection: client index = 22, socket fd = 35
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>SetGrabKeysState - disabled
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>VidModeAvailable
>VidModeAvailable
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>AllocNewConnection: client index = 22, socket fd = 35
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>XF86MiscSetGrabKeysState
>MiscExtSetGrabKeysState
>SetGrabKeysState - enabled
>AllocNewConnection: client index = 22, socket fd = 35
>AllocNewConnection: client index = 24, socket fd = 37
>ALLOCATING LINEAR
>NOPE, ALLOCATING AREA
>MMmm, PLINK IS NULL!
>ALLOCATING LINEAR
>NOPE, ALLOCATING AREA
>  Offset:00200000, Size:00045000, Used,Area
>FREEING AREA
>MMmm, PLINK IS NULL!
>AllocNewConnection: client index = 22, socket fd = 35
>XF86VidModeQueryVersion
>XF86VidModeSetClientVersion
>XF86VidModeGetModeline
>VidModeGetCurrentModeline
>VidModeAvailable
>Enable access 0
>ProcessActionEvent(100,bfe49240)
>FixKeyState: Key 72 down
>xf86VTSwitch()
>xf86VTSwitch: Leaving, xf86Exiting is FALSE
>(II) /dev/input/event0-isa0060/serio0/input0: Off
>(II) /dev/input/event2-isa0060/serio1/input0: Off
>(II) /dev/input/event3-: Off
>0 = xf86BlockSIGIO()
>Entering SETUP state
>Enable access 0
>(II) AIGLX: Suspending AIGLX clients for VT switch
>(II) intel(0): Comparing regs from server start up to After LeaveVT
>(WW) intel(0): Register 0x61200 (PP_STATUS) changed from 0xc0000008 to 0xd0000009
>(WW) intel(0): PP_STATUS before: on, ready, sequencing idle
>(WW) intel(0): PP_STATUS after: on, ready, sequencing on
>(II) intel(0): DumpRegsBegin
>(II) intel(0):    VCLK_DIVISOR_VGA0: 0x00021207 (n = 2, m1 = 18, m2 = 7)
>(II) intel(0):    VCLK_DIVISOR_VGA1: 0x00031406 (n = 3, m1 = 20, m2 = 6)
>(II) intel(0):        VCLK_POST_DIV: 0x0000888b (vga0 p1 = 13, p2 = 4, vga1 p1 = 10, p2 = 4)
>(II) intel(0):            DPLL_TEST: 0x00000000 (, DPLLA input buffer disabled, DPLLB input buffer disabled)
>(II) intel(0):              D_STATE: 0x0000030f
>(II) intel(0):        DSPCLK_GATE_D: 0x00000000
>(II) intel(0):       RENCLK_GATE_D1: 0x00000000
>(II) intel(0):       RENCLK_GATE_D2: 0x00000000
>(II) intel(0):                SDVOB: 0x00000000 (disabled, pipe A, stall disabled, not detected)
>(II) intel(0):                SDVOC: 0x00000000 (disabled, pipe A, stall disabled, not detected)
>(II) intel(0):              SDVOUDI: 0x00000000
>(II) intel(0):               DSPARB: 0x00015455
>(II) intel(0):               DSPFW1: 0x00000000
>(II) intel(0):               DSPFW2: 0x00000000
>(II) intel(0):               DSPFW3: 0x00000000
>(II) intel(0):                 ADPA: 0x40009c18
>(II) intel(0):                 LVDS: 0xc0000300 (enabled, pipe B)
>(II) intel(0):                 DVOA: 0x00000000
>(II) intel(0):                 DVOB: 0x00000000
>(II) intel(0):                 DVOC: 0x00000000
>(II) intel(0):          DVOA_SRCDIM: 0x00000000
>(II) intel(0):          DVOB_SRCDIM: 0x00000000
>(II) intel(0):          DVOC_SRCDIM: 0x00000000
>(II) intel(0):           PP_CONTROL: 0x00000001 (power target: on)
>(II) intel(0):            PP_STATUS: 0xd0000009 (on, ready, sequencing on)
>(II) intel(0):         PFIT_CONTROL: 0x80000668
>(II) intel(0):      PFIT_PGM_RATIOS: 0x00000000
>(II) intel(0):      PORT_HOTPLUG_EN: 0x00000000
>(II) intel(0):    PORT_HOTPLUG_STAT: 0x00000000
>(II) intel(0):             DSPACNTR: 0x00000000 (disabled, pipe A)
>(II) intel(0):           DSPASTRIDE: 0x00000000 (0 bytes)
>(II) intel(0):              DSPAPOS: 0x00000000 (0, 0)
>(II) intel(0):             DSPASIZE: 0x00000000 (1, 1)
>(II) intel(0):             DSPABASE: 0x00000000
>(II) intel(0):             DSPASURF: 0x00000000
>(II) intel(0):          DSPATILEOFF: 0x00000000
>(II) intel(0):            PIPEACONF: 0x80000000 (enabled, single-wide)
>(II) intel(0):             PIPEASRC: 0x027f01df (640, 480)
>(II) intel(0):                 FPA0: 0x00021207 (n = 2, m1 = 18, m2 = 7)
>(II) intel(0):                 FPA1: 0x00021207 (n = 2, m1 = 18, m2 = 7)
>(II) intel(0):               DPLL_A: 0x808b0000 (enabled, non-dvo, VGA, default clock, DAC/serial mode, p1 = 13, p2 = 4)
>(II) intel(0):            DPLL_A_MD: 0x00000000
>(II) intel(0):             HTOTAL_A: 0x031f027f (640 active, 800 total)
>(II) intel(0):             HBLANK_A: 0x03170287 (648 start, 792 end)
>(II) intel(0):              HSYNC_A: 0x02ef028f (656 start, 752 end)
>(II) intel(0):             VTOTAL_A: 0x020c01df (480 active, 525 total)
>(II) intel(0):             VBLANK_A: 0x020401e7 (488 start, 517 end)
>(II) intel(0):              VSYNC_A: 0x01eb01e9 (490 start, 492 end)
>(II) intel(0):            BCLRPAT_A: 0x00000000
>(II) intel(0):         VSYNCSHIFT_A: 0x00000000
>(II) intel(0):             DSPBCNTR: 0x15000000 (disabled, pipe B)
>(II) intel(0):           DSPBSTRIDE: 0x00000800 (2048 bytes)
>(II) intel(0):              DSPBPOS: 0x00000000 (0, 0)
>(II) intel(0):             DSPBSIZE: 0x018f02cf (720, 400)
>(II) intel(0):             DSPBBASE: 0x00000000
>(II) intel(0):             DSPBSURF: 0x00000000
>(II) intel(0):          DSPBTILEOFF: 0x00000000
>(II) intel(0):            PIPEBCONF: 0x80000000 (enabled, single-wide)
>(II) intel(0):             PIPEBSRC: 0x027f018f (640, 400)
>(II) intel(0):                 FPB0: 0x0003120c (n = 3, m1 = 18, m2 = 12)
>(II) intel(0):                 FPB1: 0x00021207 (n = 2, m1 = 18, m2 = 7)
>(II) intel(0):               DPLL_B: 0x90026000 (enabled, non-dvo, unknown clock, LVDS mode, p1 = 2, p2 = 2)
>(II) intel(0):            DPLL_B_MD: 0x00000000
>(II) intel(0):             HTOTAL_B: 0x053f03ff (1024 active, 1344 total)
>(II) intel(0):             HBLANK_B: 0x053f03ff (1024 start, 1344 end)
>(II) intel(0):              HSYNC_B: 0x049f0417 (1048 start, 1184 end)
>(II) intel(0):             VTOTAL_B: 0x032502ff (768 active, 806 total)
>(II) intel(0):             VBLANK_B: 0x032502ff (768 start, 806 end)
>(II) intel(0):              VSYNC_B: 0x03080302 (771 start, 777 end)
>(II) intel(0):            BCLRPAT_B: 0x00000000
>(II) intel(0):         VSYNCSHIFT_B: 0x00000000
>(II) intel(0):    VCLK_DIVISOR_VGA0: 0x00021207
>(II) intel(0):    VCLK_DIVISOR_VGA1: 0x00031406
>(II) intel(0):        VCLK_POST_DIV: 0x0000888b
>(II) intel(0):             VGACNTRL: 0x2204008e (enabled)
>(II) intel(0):               TV_CTL: 0x00000000
>(II) intel(0):               TV_DAC: 0x00000000
>(II) intel(0):             TV_CSC_Y: 0x00000000
>(II) intel(0):            TV_CSC_Y2: 0x00000000
>(II) intel(0):             TV_CSC_U: 0x00000000
>(II) intel(0):            TV_CSC_U2: 0x00000000
>(II) intel(0):             TV_CSC_V: 0x00000000
>(II) intel(0):            TV_CSC_V2: 0x00000000
>(II) intel(0):         TV_CLR_KNOBS: 0x00000000
>(II) intel(0):         TV_CLR_LEVEL: 0x00000000
>(II) intel(0):           TV_H_CTL_1: 0x00000000
>(II) intel(0):           TV_H_CTL_2: 0x00000000
>(II) intel(0):           TV_H_CTL_3: 0x00000000
>(II) intel(0):           TV_V_CTL_1: 0x00000000
>(II) intel(0):           TV_V_CTL_2: 0x00000000
>(II) intel(0):           TV_V_CTL_3: 0x00000000
>(II) intel(0):           TV_V_CTL_4: 0x00000000
>(II) intel(0):           TV_V_CTL_5: 0x00000000
>(II) intel(0):           TV_V_CTL_6: 0x00000000
>(II) intel(0):           TV_V_CTL_7: 0x00000000
>(II) intel(0):          TV_SC_CTL_1: 0x00000000
>(II) intel(0):          TV_SC_CTL_2: 0x00000000
>(II) intel(0):          TV_SC_CTL_3: 0x00000000
>(II) intel(0):           TV_WIN_POS: 0x00000000
>(II) intel(0):          TV_WIN_SIZE: 0x00000000
>(II) intel(0):      TV_FILTER_CTL_1: 0x00000000
>(II) intel(0):      TV_FILTER_CTL_2: 0x00000000
>(II) intel(0):      TV_FILTER_CTL_3: 0x00000000
>(II) intel(0):        TV_CC_CONTROL: 0x00000000
>(II) intel(0):           TV_CC_DATA: 0x00000000
>(II) intel(0):          TV_H_LUMA_0: 0x00000000
>(II) intel(0):         TV_H_LUMA_59: 0x00000000
>(II) intel(0):        TV_H_CHROMA_0: 0x00000000
>(II) intel(0):       TV_H_CHROMA_59: 0x00000000
>(II) intel(0):                 SR00: 0x03
>(II) intel(0):                 SR01: 0x00
>(II) intel(0):                 SR02: 0x03
>(II) intel(0):                 SR03: 0x00
>(II) intel(0):                 SR04: 0x02
>(II) intel(0):                 SR05: 0x00
>(II) intel(0):                 SR06: 0x00
>(II) intel(0):                 SR07: 0x00
>(II) intel(0):                  MSR: 0x67
>(II) intel(0):                 CR00: 0x5f
>(II) intel(0):                 CR01: 0x4f
>(II) intel(0):                 CR02: 0x50
>(II) intel(0):                 CR03: 0x82
>(II) intel(0):                 CR04: 0x55
>(II) intel(0):                 CR05: 0x81
>(II) intel(0):                 CR06: 0xbf
>(II) intel(0):                 CR07: 0x1f
>(II) intel(0):                 CR08: 0x00
>(II) intel(0):                 CR09: 0x4f
>(II) intel(0):                 CR0a: 0x1f
>(II) intel(0):                 CR0b: 0x1e
>(II) intel(0):                 CR0c: 0x00
>(II) intel(0):                 CR0d: 0x00
>(II) intel(0):                 CR0e: 0x60
>(II) intel(0):                 CR0f: 0x00
>(II) intel(0):                 CR10: 0x9c
>(II) intel(0):                 CR11: 0x8e
>(II) intel(0):                 CR12: 0x8f
>(II) intel(0):                 CR13: 0x28
>(II) intel(0):                 CR14: 0x1f
>(II) intel(0):                 CR15: 0x96
>(II) intel(0):                 CR16: 0xb9
>(II) intel(0):                 CR17: 0xa3
>(II) intel(0):                 CR18: 0xff
>(II) intel(0):                 CR19: 0x00
>(II) intel(0):                 CR1a: 0x00
>(II) intel(0):                 CR1b: 0x00
>(II) intel(0):                 CR1c: 0x00
>(II) intel(0):                 CR1d: 0x00
>(II) intel(0):                 CR1e: 0x00
>(II) intel(0):                 CR1f: 0x00
>(II) intel(0):                 CR20: 0x00
>(II) intel(0):                 CR21: 0x00
>(II) intel(0):                 CR22: 0x00
>(II) intel(0):                 CR23: 0x00
>(II) intel(0):                 CR24: 0x00
>(WW) intel(0): p1 out of range
>(II) intel(0): pipe A dot 261600 n 2 m1 18 m2 7 p1 1 p2 10
>(II) intel(0): pipe B dot 114000 n 3 m1 18 m2 12 p1 2 p2 10
>(II) intel(0): DumpRegsEnd
>(II) intel(0): xf86UnbindGARTMemory: unbind key 0
>(II) intel(0): xf86UnbindGARTMemory: unbind key 1
>(II) intel(0): xf86UnbindGARTMemory: unbind key 2
>(II) intel(0): xf86UnbindGARTMemory: unbind key 3
>(II) intel(0): xf86UnbindGARTMemory: unbind key 4
>(II) intel(0): xf86UnbindGARTMemory: unbind key 5
>(II) intel(0): xf86UnbindGARTMemory: unbind key 6
>(II) intel(0): xf86UnbindGARTMemory: unbind key 7
>(II) intel(0): xf86UnbindGARTMemory: unbind key 8
>pciIo_MemAccessDisable: 0x01000
>pciIo_MemAccessDisable: 0x01000
>pciIo_MemAccessDisable: 0x01100
>pciIo_MemAccessDisable: 0x01000
>pciBusAccessDisable: bus=3
>pciBusAccessDisable: bus=2
>ACPI: Closing device
>FixKeyState: Key 72 up
>xf86VTSwitch()
>xf86VTSwitch: Entering
>1 = xf86BlockSIGIO()
>ACPI: OSPMOpen called
>ACPI: Opening device
>(II) Open ACPI successful (/var/run/acpid.socket)
>pciBusAccessDisable: bus=3
>pciBusAccessDisable: bus=2
>pciIo_MemAccessDisable: 0x01100
>pciIo_MemAccessDisable: 0x01000
>Entering SETUP state
>Enable access 0
>pciSetBusAccess: route VGA to bus 0
>pciIo_MemAccessEnable: 0x01000
>Entering SETUP state
>Enable access 0
>(II) AIGLX: Resuming AIGLX clients after VT switch
>(II) intel(0): xf86BindGARTMemory: bind key 0 at 0x007df000 (pgoffset 2015)
>(II) intel(0): xf86BindGARTMemory: bind key 1 at 0x007e0000 (pgoffset 2016)
>(II) intel(0): xf86BindGARTMemory: bind key 2 at 0x007e4000 (pgoffset 2020)
>(II) intel(0): xf86BindGARTMemory: bind key 3 at 0x007e5000 (pgoffset 2021)
>(II) intel(0): xf86BindGARTMemory: bind key 4 at 0x007e9000 (pgoffset 2025)
>(II) intel(0): xf86BindGARTMemory: bind key 5 at 0x007f0000 (pgoffset 2032)
>(II) intel(0): xf86BindGARTMemory: bind key 6 at 0x02000000 (pgoffset 8192)
>(II) intel(0): xf86BindGARTMemory: bind key 7 at 0x02400000 (pgoffset 9216)
>(II) intel(0): xf86BindGARTMemory: bind key 8 at 0x04800000 (pgoffset 18432)
>chosen: dotclock 65000 vco 1040000 ((m 130, m1 21, m2 13), n 4, (p 16, p1 2, p2 1))
>clock regs: 0x90820000, 0x0004150d
>chosen: dotclock 273600 vco 1094400 ((m 114, m1 18, m2 12), n 3, (p 4, p1 0, p2 0))
>clock regs: 0x90020000, 0x0003120c
>(II) intel(0): DumpRegsBegin
>(II) intel(0):    VCLK_DIVISOR_VGA0: 0x00021207 (n = 2, m1 = 18, m2 = 7)
>(II) intel(0):    VCLK_DIVISOR_VGA1: 0x00031406 (n = 3, m1 = 20, m2 = 6)
>(II) intel(0):        VCLK_POST_DIV: 0x0000888b (vga0 p1 = 13, p2 = 4, vga1 p1 = 10, p2 = 4)
>(II) intel(0):            DPLL_TEST: 0x00000000 (, DPLLA input buffer disabled, DPLLB input buffer disabled)
>(II) intel(0):              D_STATE: 0x0000030f
>(II) intel(0):        DSPCLK_GATE_D: 0x00000000
>(II) intel(0):       RENCLK_GATE_D1: 0x00000000
>(II) intel(0):       RENCLK_GATE_D2: 0x00000000
>(II) intel(0):                SDVOB: 0x00000000 (disabled, pipe A, stall disabled, not detected)
>(II) intel(0):                SDVOC: 0x00000000 (disabled, pipe A, stall disabled, not detected)
>(II) intel(0):              SDVOUDI: 0x00000000
>(II) intel(0):               DSPARB: 0x00015455
>(II) intel(0):               DSPFW1: 0x00000000
>(II) intel(0):               DSPFW2: 0x00000000
>(II) intel(0):               DSPFW3: 0x00000000
>(II) intel(0):                 ADPA: 0x80000000
>(II) intel(0):                 LVDS: 0xc0000300 (enabled, pipe B)
>(II) intel(0):                 DVOA: 0x00000000
>(II) intel(0):                 DVOB: 0x00000000
>(II) intel(0):                 DVOC: 0x00000000
>(II) intel(0):          DVOA_SRCDIM: 0x00000000
>(II) intel(0):          DVOB_SRCDIM: 0x00000000
>(II) intel(0):          DVOC_SRCDIM: 0x00000000
>(II) intel(0):           PP_CONTROL: 0x00000001 (power target: on)
>(II) intel(0):            PP_STATUS: 0xd000000a (on, ready, sequencing on)
>(II) intel(0):         PFIT_CONTROL: 0x80000668
>(II) intel(0):      PFIT_PGM_RATIOS: 0x00000000
>(II) intel(0):      PORT_HOTPLUG_EN: 0x00000000
>(II) intel(0):    PORT_HOTPLUG_STAT: 0x00000000
>(II) intel(0):             DSPACNTR: 0xd8000000 (enabled, pipe A)
>(II) intel(0):           DSPASTRIDE: 0x00001000 (4096 bytes)
>(II) intel(0):              DSPAPOS: 0x00000000 (0, 0)
>(II) intel(0):             DSPASIZE: 0x02ff03ff (1024, 768)
>(II) intel(0):             DSPABASE: 0x007f0000
>(II) intel(0):             DSPASURF: 0x00000000
>(II) intel(0):          DSPATILEOFF: 0x00000000
>(II) intel(0):            PIPEACONF: 0x80000000 (enabled, single-wide)
>(II) intel(0):             PIPEASRC: 0x03ff02ff (1024, 768)
>(II) intel(0):                 FPA0: 0x0004150d (n = 4, m1 = 21, m2 = 13)
>(II) intel(0):                 FPA1: 0x00021207 (n = 2, m1 = 18, m2 = 7)
>(II) intel(0):               DPLL_A: 0x90820000 (enabled, non-dvo, default clock, DAC/serial mode, p1 = 4, p2 = 4)
>(II) intel(0):            DPLL_A_MD: 0x00000000
>(II) intel(0):             HTOTAL_A: 0x053f03ff (1024 active, 1344 total)
>(II) intel(0):             HBLANK_A: 0x053f03ff (1024 start, 1344 end)
>(II) intel(0):              HSYNC_A: 0x049f0417 (1048 start, 1184 end)
>(II) intel(0):             VTOTAL_A: 0x032502ff (768 active, 806 total)
>(II) intel(0):             VBLANK_A: 0x032502ff (768 start, 806 end)
>(II) intel(0):              VSYNC_A: 0x03080302 (771 start, 777 end)
>(II) intel(0):            BCLRPAT_A: 0x00000000
>(II) intel(0):         VSYNCSHIFT_A: 0x00000000
>(II) intel(0):             DSPBCNTR: 0xd9000000 (enabled, pipe B)
>(II) intel(0):           DSPBSTRIDE: 0x00001000 (4096 bytes)
>(II) intel(0):              DSPBPOS: 0x00000000 (0, 0)
>(II) intel(0):             DSPBSIZE: 0x02ff03ff (1024, 768)
>(II) intel(0):             DSPBBASE: 0x007f0000
>(II) intel(0):             DSPBSURF: 0x00000000
>(II) intel(0):          DSPBTILEOFF: 0x00000000
>(II) intel(0):            PIPEBCONF: 0x80000000 (enabled, single-wide)
>(II) intel(0):             PIPEBSRC: 0x03ff02ff (1024, 768)
>(II) intel(0):                 FPB0: 0x0003120c (n = 3, m1 = 18, m2 = 12)
>(II) intel(0):                 FPB1: 0x00021207 (n = 2, m1 = 18, m2 = 7)
>(II) intel(0):               DPLL_B: 0x90020000 (enabled, non-dvo, default clock, LVDS mode, p1 = 2, p2 = 2)
>(II) intel(0):            DPLL_B_MD: 0x00000000
>(II) intel(0):             HTOTAL_B: 0x053f03ff (1024 active, 1344 total)
>(II) intel(0):             HBLANK_B: 0x053f03ff (1024 start, 1344 end)
>(II) intel(0):              HSYNC_B: 0x049f0417 (1048 start, 1184 end)
>(II) intel(0):             VTOTAL_B: 0x032502ff (768 active, 806 total)
>(II) intel(0):             VBLANK_B: 0x032502ff (768 start, 806 end)
>(II) intel(0):              VSYNC_B: 0x03080302 (771 start, 777 end)
>(II) intel(0):            BCLRPAT_B: 0x00000000
>(II) intel(0):         VSYNCSHIFT_B: 0x00000000
>(II) intel(0):    VCLK_DIVISOR_VGA0: 0x00021207
>(II) intel(0):    VCLK_DIVISOR_VGA1: 0x00031406
>(II) intel(0):        VCLK_POST_DIV: 0x0000888b
>(II) intel(0):             VGACNTRL: 0x80000000 (disabled)
>(II) intel(0):               TV_CTL: 0x00000000
>(II) intel(0):               TV_DAC: 0x00000000
>(II) intel(0):             TV_CSC_Y: 0x00000000
>(II) intel(0):            TV_CSC_Y2: 0x00000000
>(II) intel(0):             TV_CSC_U: 0x00000000
>(II) intel(0):            TV_CSC_U2: 0x00000000
>(II) intel(0):             TV_CSC_V: 0x00000000
>(II) intel(0):            TV_CSC_V2: 0x00000000
>(II) intel(0):         TV_CLR_KNOBS: 0x00000000
>(II) intel(0):         TV_CLR_LEVEL: 0x00000000
>(II) intel(0):           TV_H_CTL_1: 0x00000000
>(II) intel(0):           TV_H_CTL_2: 0x00000000
>(II) intel(0):           TV_H_CTL_3: 0x00000000
>(II) intel(0):           TV_V_CTL_1: 0x00000000
>(II) intel(0):           TV_V_CTL_2: 0x00000000
>(II) intel(0):           TV_V_CTL_3: 0x00000000
>(II) intel(0):           TV_V_CTL_4: 0x00000000
>(II) intel(0):           TV_V_CTL_5: 0x00000000
>(II) intel(0):           TV_V_CTL_6: 0x00000000
>(II) intel(0):           TV_V_CTL_7: 0x00000000
>(II) intel(0):          TV_SC_CTL_1: 0x00000000
>(II) intel(0):          TV_SC_CTL_2: 0x00000000
>(II) intel(0):          TV_SC_CTL_3: 0x00000000
>(II) intel(0):           TV_WIN_POS: 0x00000000
>(II) intel(0):          TV_WIN_SIZE: 0x00000000
>(II) intel(0):      TV_FILTER_CTL_1: 0x00000000
>(II) intel(0):      TV_FILTER_CTL_2: 0x00000000
>(II) intel(0):      TV_FILTER_CTL_3: 0x00000000
>(II) intel(0):        TV_CC_CONTROL: 0x00000000
>(II) intel(0):           TV_CC_DATA: 0x00000000
>(II) intel(0):          TV_H_LUMA_0: 0x00000000
>(II) intel(0):         TV_H_LUMA_59: 0x00000000
>(II) intel(0):        TV_H_CHROMA_0: 0x00000000
>(II) intel(0):       TV_H_CHROMA_59: 0x00000000
>(II) intel(0):                 SR00: 0x03
>(II) intel(0):                 SR01: 0x00
>(II) intel(0):                 SR02: 0x03
>(II) intel(0):                 SR03: 0x00
>(II) intel(0):                 SR04: 0x02
>(II) intel(0):                 SR05: 0x00
>(II) intel(0):                 SR06: 0x00
>(II) intel(0):                 SR07: 0x00
>(II) intel(0):                  MSR: 0x67
>(II) intel(0):                 CR00: 0x5f
>(II) intel(0):                 CR01: 0x4f
>(II) intel(0):                 CR02: 0x50
>(II) intel(0):                 CR03: 0x82
>(II) intel(0):                 CR04: 0x55
>(II) intel(0):                 CR05: 0x81
>(II) intel(0):                 CR06: 0xbf
>(II) intel(0):                 CR07: 0x1f
>(II) intel(0):                 CR08: 0x00
>(II) intel(0):                 CR09: 0x4f
>(II) intel(0):                 CR0a: 0x1f
>(II) intel(0):                 CR0b: 0x1e
>(II) intel(0):                 CR0c: 0x00
>(II) intel(0):                 CR0d: 0x00
>(II) intel(0):                 CR0e: 0x00
>(II) intel(0):                 CR0f: 0x00
>(II) intel(0):                 CR10: 0x9c
>(II) intel(0):                 CR11: 0x8e
>(II) intel(0):                 CR12: 0x8f
>(II) intel(0):                 CR13: 0x28
>(II) intel(0):                 CR14: 0x1f
>(II) intel(0):                 CR15: 0x96
>(II) intel(0):                 CR16: 0xb9
>(II) intel(0):                 CR17: 0xa3
>(II) intel(0):                 CR18: 0xff
>(II) intel(0):                 CR19: 0x00
>(II) intel(0):                 CR1a: 0x00
>(II) intel(0):                 CR1b: 0x00
>(II) intel(0):                 CR1c: 0x00
>(II) intel(0):                 CR1d: 0x00
>(II) intel(0):                 CR1e: 0x00
>(II) intel(0):                 CR1f: 0x00
>(II) intel(0):                 CR20: 0x00
>(II) intel(0):                 CR21: 0x00
>(II) intel(0):                 CR22: 0x20
>(II) intel(0):                 CR23: 0x00
>(II) intel(0):                 CR24: 0x00
>(WW) intel(0): p1 out of range
>(II) intel(0): pipe A dot 208000 n 4 m1 21 m2 13 p1 1 p2 10
>(II) intel(0): pipe B dot 109440 n 3 m1 18 m2 12 p1 2 p2 10
>(II) intel(0): DumpRegsEnd
>(II) intel(0): Output configuration:
>(II) intel(0):   Pipe A is on
>(II) intel(0):   Display plane A is now enabled and connected to pipe A.
>(II) intel(0):   Pipe B is on
>(II) intel(0):   Display plane B is now enabled and connected to pipe B.
>(II) intel(0):   Output VGA is connected to pipe A
>(II) intel(0):   Output LVDS is connected to pipe B
>(II) intel(0): [drm] dma control initialized, using IRQ 169
>xf86UnblockSIGIO(0)
>Entering OPERATING state
>Enable access 0
>(II) /dev/input/event0-isa0060/serio0/input0: On
>FlushingSerial
>0 = xf86BlockSIGIO()
>xf86UnblockSIGIO(0)
>(II) /dev/input/event2-isa0060/serio1/input0: On
>FlushingSerial
>0 = xf86BlockSIGIO()
>xf86UnblockSIGIO(0)
>0 = xf86BlockSIGIO()
>xf86UnblockSIGIO(0)
>(II) /dev/input/event3-: On
>FlushingSerial
>0 = xf86BlockSIGIO()
>xf86UnblockSIGIO(0)
>xf86UnblockSIGIO(1)
>AllocNewConnection: client index = 22, socket fd = 35

Actions: View

Attachments on bug 10127: 8908

Use of freedesktop.org services, including Bugzilla, is subject to our Code of Conduct. How we collect and use information is described in our Privacy Policy.