Attachment 104657 Details for Bug 82455 – detail

detail

0815.log (text/plain), 34.94 KB, created by charlie on 2014-08-15 07:17:46 UTC

(hide)

Description:

Filename:

MIME Type:

Creator: charlie

Created: 2014-08-15 07:17:46 UTC

Size: 34.94 KB

patch

obsolete

>[ 2055.053925] radeon 0000:01:00.0: soffset  -- eoffset :0000000000100000 -- 0000000000300000 
>[ 2055.053956] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00200000
>[ 2055.082951] radeon 0000:01:00.0: bo_va :fffff801f61cca80  vm : fffff801f6139380
>[ 2058.118308] radeon 0000:01:00.0: soffset  -- eoffset :0000000000100000 -- 0000000000300000 
>[ 2058.118337] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00200000
>[ 2058.118480] radeon 0000:01:00.0: bo_va :fffff801f6e8bb60  vm : fffff801f4db1980
>[ 2058.119885] radeon 0000:01:00.0: soffset  -- eoffset :0000000000100000 -- 0000000000300000 
>[ 2058.119909] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00200000
>[ 2058.120006] radeon 0000:01:00.0: bo_va :fffff801f6e8bb60  vm : fffff801f4db1980
>[ 2058.120091] radeon 0000:01:00.0: soffset  -- eoffset :0000000000100000 -- 0000000000300000 
>[ 2058.120115] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00200000
>[ 2062.331902] args->vram_size  0x40000000  args->vram_visible  0x3fa3a000  args->gart_size 0x3fade000 
>[ 2307.294746] before args->size 16 bytes 
>[ 2307.294778] afters args->size 8192 bytes 
>[ 2307.294792] [drm] initial_domain (4:VRAM 2:GTT)4  size : 2000
>[ 2307.294870] [drm] allocate GEN Object address is : fffff801f5c6e800 
>[ 2395.054176] radeon 0000:01:00.0: bo_va :fffff801f72ea8a0  vm : fffff801f4db1980
>[ 2395.054205]  args->offset = 0x00800000  bo_va->soffset = 0x00000000
>[ 2395.054231] radeon 0000:01:00.0: [radeon_gem_va_ioctl, 532]:args->offset: 0x00800000,  argx->flags:22 
>[ 2395.054252] radeon 0000:01:00.0: soffset  -- eoffset :0000000000800000 -- 0000000000802000 
>[ 2395.054272] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00002000
>[ 2395.054292] radeon 0000:01:00.0: tmp->soffset:0x00100000, tmp->eoffset: 0x00300000, size:0x00002000
>[ 2908.454342] before args->size 36 bytes 
>[ 2908.454368] afters args->size 8192 bytes 
>[ 2908.454383] [drm] initial_domain (4:VRAM 2:GTT)4  size : 2000
>[ 2908.454464] [drm] allocate GEN Object address is : fffff801f63ee800 
>[ 2908.454632] radeon 0000:01:00.0: bo_va :fffff801f6e8bc80  vm : fffff801f4db1980
>[ 2908.454649]  args->offset = 0x00802000  bo_va->soffset = 0x00000000
>[ 2908.454672] radeon 0000:01:00.0: [radeon_gem_va_ioctl, 532]:args->offset: 0x00802000,  argx->flags:22 
>[ 2908.454692] radeon 0000:01:00.0: soffset  -- eoffset :0000000000802000 -- 0000000000804000 
>[ 2908.454713] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00002000
>[ 2908.454733] radeon 0000:01:00.0: tmp->soffset:0x00100000, tmp->eoffset: 0x00300000, size:0x00002000
>[ 2908.454754] radeon 0000:01:00.0: tmp->soffset:0x00800000, tmp->eoffset: 0x00802000, size:0x00002000
>[ 2946.758102] before args->size 36 bytes 
>[ 2946.758126] afters args->size 8192 bytes 
>[ 2946.758140] [drm] initial_domain (4:VRAM 2:GTT)4  size : 2000
>[ 2946.758219] [drm] allocate GEN Object address is : fffff801f63efc00 
>[ 2946.758384] radeon 0000:01:00.0: bo_va :fffff801f6e8ac60  vm : fffff801f4db1980
>[ 2946.758401]  args->offset = 0x00804000  bo_va->soffset = 0x00000000
>[ 2946.758425] radeon 0000:01:00.0: [radeon_gem_va_ioctl, 532]:args->offset: 0x00804000,  argx->flags:22 
>[ 2946.758445] radeon 0000:01:00.0: soffset  -- eoffset :0000000000804000 -- 0000000000806000 
>[ 2946.758466] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00002000
>[ 2946.758486] radeon 0000:01:00.0: tmp->soffset:0x00100000, tmp->eoffset: 0x00300000, size:0x00002000
>[ 2946.758507] radeon 0000:01:00.0: tmp->soffset:0x00800000, tmp->eoffset: 0x00802000, size:0x00002000
>[ 2946.758527] radeon 0000:01:00.0: tmp->soffset:0x00802000, tmp->eoffset: 0x00804000, size:0x00002000
>[ 2973.461761] before args->size 60 bytes 
>[ 2973.461786] afters args->size 8192 bytes 
>[ 2973.461801] [drm] initial_domain (4:VRAM 2:GTT)4  size : 2000
>[ 2973.461899] [drm] allocate GEN Object address is : fffff801f63e8800 
>[ 2973.462028] radeon 0000:01:00.0: bo_va :fffff801f6e8a3c0  vm : fffff801f4db1980
>[ 2973.462045]  args->offset = 0x00806000  bo_va->soffset = 0x00000000
>[ 2973.462068] radeon 0000:01:00.0: [radeon_gem_va_ioctl, 532]:args->offset: 0x00806000,  argx->flags:22 
>[ 2973.462089] radeon 0000:01:00.0: soffset  -- eoffset :0000000000806000 -- 0000000000808000 
>[ 2973.462109] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00002000
>[ 2973.462130] radeon 0000:01:00.0: tmp->soffset:0x00100000, tmp->eoffset: 0x00300000, size:0x00002000
>[ 2973.462150] radeon 0000:01:00.0: tmp->soffset:0x00800000, tmp->eoffset: 0x00802000, size:0x00002000
>[ 2973.462170] radeon 0000:01:00.0: tmp->soffset:0x00802000, tmp->eoffset: 0x00804000, size:0x00002000
>[ 2973.462190] radeon 0000:01:00.0: tmp->soffset:0x00804000, tmp->eoffset: 0x00806000, size:0x00002000
>[ 3006.710023] before args->size 16 bytes 
>[ 3006.710048] afters args->size 8192 bytes 
>[ 3006.710063] [drm] initial_domain (4:VRAM 2:GTT)4  size : 2000
>[ 3006.710138] [drm] allocate GEN Object address is : fffff801f60b5800 
>[ 3006.710314] radeon 0000:01:00.0: bo_va :fffff801f6e8aa20  vm : fffff801f4db1980
>[ 3006.710332]  args->offset = 0x00808000  bo_va->soffset = 0x00000000
>[ 3006.710355] radeon 0000:01:00.0: [radeon_gem_va_ioctl, 532]:args->offset: 0x00808000,  argx->flags:22 
>[ 3006.710375] radeon 0000:01:00.0: soffset  -- eoffset :0000000000808000 -- 000000000080a000 
>[ 3006.710396] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00002000
>[ 3006.710416] radeon 0000:01:00.0: tmp->soffset:0x00100000, tmp->eoffset: 0x00300000, size:0x00002000
>[ 3006.710436] radeon 0000:01:00.0: tmp->soffset:0x00800000, tmp->eoffset: 0x00802000, size:0x00002000
>[ 3006.710457] radeon 0000:01:00.0: tmp->soffset:0x00802000, tmp->eoffset: 0x00804000, size:0x00002000
>[ 3006.710477] radeon 0000:01:00.0: tmp->soffset:0x00804000, tmp->eoffset: 0x00806000, size:0x00002000
>[ 3006.710498] radeon 0000:01:00.0: tmp->soffset:0x00806000, tmp->eoffset: 0x00808000, size:0x00002000
>[ 3030.021603] before args->size 16384 bytes 
>[ 3030.021627] afters args->size 16384 bytes 
>[ 3030.021641] [drm] initial_domain (4:VRAM 2:GTT)4  size : 4000
>[ 3030.021716] [drm] allocate GEN Object address is : fffff801f60b6400 
>[ 3030.021885] radeon 0000:01:00.0: bo_va :fffff801f6e8b200  vm : fffff801f4db1980
>[ 3030.021903]  args->offset = 0x0080c000  bo_va->soffset = 0x00000000
>[ 3030.021926] radeon 0000:01:00.0: [radeon_gem_va_ioctl, 532]:args->offset: 0x0080c000,  argx->flags:22 
>[ 3030.021947] radeon 0000:01:00.0: soffset  -- eoffset :000000000080c000 -- 0000000000810000 
>[ 3030.021967] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00004000
>[ 3030.021988] radeon 0000:01:00.0: tmp->soffset:0x00100000, tmp->eoffset: 0x00300000, size:0x00004000
>[ 3030.022008] radeon 0000:01:00.0: tmp->soffset:0x00800000, tmp->eoffset: 0x00802000, size:0x00004000
>[ 3030.022028] radeon 0000:01:00.0: tmp->soffset:0x00802000, tmp->eoffset: 0x00804000, size:0x00004000
>[ 3030.022049] radeon 0000:01:00.0: tmp->soffset:0x00804000, tmp->eoffset: 0x00806000, size:0x00004000
>[ 3030.022069] radeon 0000:01:00.0: tmp->soffset:0x00806000, tmp->eoffset: 0x00808000, size:0x00004000
>[ 3030.022089] radeon 0000:01:00.0: tmp->soffset:0x00808000, tmp->eoffset: 0x0080A000, size:0x00004000
>[ 3185.758871] before args->size 65536 bytes 
>[ 3185.758898] afters args->size 65536 bytes 
>[ 3185.758912] [drm] initial_domain (4:VRAM 2:GTT)2  size : 10000
>[ 3185.759084] [drm] allocate GEN Object address is : fffff801f5c6e000 
>[ 3185.759237] radeon 0000:01:00.0: bo_va :fffff801f72ea9c0  vm : fffff801f4db1980
>[ 3185.759255]  args->offset = 0x00810000  bo_va->soffset = 0x00000000
>[ 3185.759278] radeon 0000:01:00.0: [radeon_gem_va_ioctl, 532]:args->offset: 0x00810000,  argx->flags:22 
>[ 3185.759299] radeon 0000:01:00.0: soffset  -- eoffset :0000000000810000 -- 0000000000820000 
>[ 3185.759319] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00010000
>[ 3185.759339] radeon 0000:01:00.0: tmp->soffset:0x00100000, tmp->eoffset: 0x00300000, size:0x00010000
>[ 3185.759360] radeon 0000:01:00.0: tmp->soffset:0x00800000, tmp->eoffset: 0x00802000, size:0x00010000
>[ 3185.759380] radeon 0000:01:00.0: tmp->soffset:0x00802000, tmp->eoffset: 0x00804000, size:0x00010000
>[ 3185.759401] radeon 0000:01:00.0: tmp->soffset:0x00804000, tmp->eoffset: 0x00806000, size:0x00010000
>[ 3185.759421] radeon 0000:01:00.0: tmp->soffset:0x00806000, tmp->eoffset: 0x00808000, size:0x00010000
>[ 3185.759441] radeon 0000:01:00.0: tmp->soffset:0x00808000, tmp->eoffset: 0x0080A000, size:0x00010000
>[ 3185.759462] radeon 0000:01:00.0: tmp->soffset:0x0080C000, tmp->eoffset: 0x00810000, size:0x00010000
>[ 3210.866482] args->vram_size  0x40000000  args->vram_visible  0x3fa3a000  args->gart_size 0x3fade000 
>[ 3211.642948] before args->size 16384 bytes 
>[ 3211.642972] afters args->size 16384 bytes 
>[ 3211.642987] [drm] initial_domain (4:VRAM 2:GTT)4  size : 4000
>[ 3211.643054] [drm] allocate GEN Object address is : fffff801f60b6000 
>[ 3211.643193] before args->size 16384 bytes 
>[ 3211.643206] afters args->size 16384 bytes 
>[ 3211.643219] [drm] initial_domain (4:VRAM 2:GTT)4  size : 4000
>[ 3211.643254] [drm] allocate GEN Object address is : fffff801f60b5000 
>[ 3211.643311] before args->size 16384 bytes 
>[ 3211.643325] afters args->size 16384 bytes 
>[ 3211.643337] [drm] initial_domain (4:VRAM 2:GTT)4  size : 4000
>[ 3211.643372] [drm] allocate GEN Object address is : fffff801f60b5400 
>[ 3211.643428] before args->size 16384 bytes 
>[ 3211.643441] afters args->size 16384 bytes 
>[ 3211.643453] [drm] initial_domain (4:VRAM 2:GTT)4  size : 4000
>[ 3211.643488] [drm] allocate GEN Object address is : fffff801f60b3c00 
>[ 3211.643545] before args->size 16384 bytes 
>[ 3211.643559] afters args->size 16384 bytes 
>[ 3211.643571] [drm] initial_domain (4:VRAM 2:GTT)4  size : 4000
>[ 3211.643606] [drm] allocate GEN Object address is : fffff801f60b3400 
>[ 3211.643662] before args->size 16384 bytes 
>[ 3211.643676] afters args->size 16384 bytes 
>[ 3211.643688] [drm] initial_domain (4:VRAM 2:GTT)4  size : 4000
>[ 3211.643722] [drm] allocate GEN Object address is : fffff801f60b3800 
>[ 3211.643779] before args->size 6144000 bytes 
>[ 3211.643792] afters args->size 6144000 bytes 
>[ 3211.643804] [drm] initial_domain (4:VRAM 2:GTT)4  size : 5dc000
>[ 3211.643839] [drm] allocate GEN Object address is : fffff801f60b2400 
>[ 3447.278228] before args->size 262144 bytes 
>[ 3447.278255] afters args->size 262144 bytes 
>[ 3447.278268] [drm] initial_domain (4:VRAM 2:GTT)4  size : 40000
>[ 3447.278346] [drm] allocate GEN Object address is : fffff801f60b7800 
>[ 3447.278495] radeon 0000:01:00.0: bo_va :fffff801f6e8aae0  vm : fffff801f4db1980
>[ 3447.278514]  args->offset = 0x00820000  bo_va->soffset = 0x00000000
>[ 3447.278539] radeon 0000:01:00.0: [radeon_gem_va_ioctl, 532]:args->offset: 0x00820000,  argx->flags:22 
>[ 3447.278564] radeon 0000:01:00.0: soffset  -- eoffset :0000000000820000 -- 0000000000860000 
>[ 3447.278588] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00040000
>[ 3447.278611] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00040000
>[ 3447.278633] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00040000
>[ 3447.278654] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00040000
>[ 3447.278674] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00040000
>[ 3447.278695] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00040000
>[ 3447.278715] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00040000
>[ 3447.278735] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00040000
>[ 3447.278756] radeon 0000:01:00.0: tmp->soffset:0x00100000, tmp->eoffset: 0x00300000, size:0x00040000
>[ 3447.278776] radeon 0000:01:00.0: tmp->soffset:0x00800000, tmp->eoffset: 0x00802000, size:0x00040000
>[ 3447.278797] radeon 0000:01:00.0: tmp->soffset:0x00802000, tmp->eoffset: 0x00804000, size:0x00040000
>[ 3447.278817] radeon 0000:01:00.0: tmp->soffset:0x00804000, tmp->eoffset: 0x00806000, size:0x00040000
>[ 3447.278837] radeon 0000:01:00.0: tmp->soffset:0x00806000, tmp->eoffset: 0x00808000, size:0x00040000
>[ 3447.278858] radeon 0000:01:00.0: tmp->soffset:0x00808000, tmp->eoffset: 0x0080A000, size:0x00040000
>[ 3447.278878] radeon 0000:01:00.0: tmp->soffset:0x0080C000, tmp->eoffset: 0x00810000, size:0x00040000
>[ 3447.278899] radeon 0000:01:00.0: tmp->soffset:0x00810000, tmp->eoffset: 0x00820000, size:0x00040000
>[ 3463.340696] before args->size 1310720 bytes 
>[ 3463.340722] afters args->size 1310720 bytes 
>[ 3463.340735] [drm] initial_domain (4:VRAM 2:GTT)4  size : 140000
>[ 3463.340808] [drm] allocate GEN Object address is : fffff801f60b0000 
>[ 3463.340953] radeon 0000:01:00.0: bo_va :fffff801f6e8a540  vm : fffff801f4db1980
>[ 3463.340970]  args->offset = 0x00860000  bo_va->soffset = 0x00000000
>[ 3463.340993] radeon 0000:01:00.0: [radeon_gem_va_ioctl, 532]:args->offset: 0x00860000,  argx->flags:22 
>[ 3463.341014] radeon 0000:01:00.0: soffset  -- eoffset :0000000000860000 -- 00000000009a0000 
>[ 3463.341034] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00140000
>[ 3463.341054] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00140000
>[ 3463.341075] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00140000
>[ 3463.341095] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00140000
>[ 3463.341115] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00140000
>[ 3463.341135] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00140000
>[ 3463.341155] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00140000
>[ 3463.341175] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00140000
>[ 3463.341196] radeon 0000:01:00.0: tmp->soffset:0x00100000, tmp->eoffset: 0x00300000, size:0x00140000
>[ 3463.341217] radeon 0000:01:00.0: tmp->soffset:0x00800000, tmp->eoffset: 0x00802000, size:0x00140000
>[ 3463.341237] radeon 0000:01:00.0: tmp->soffset:0x00802000, tmp->eoffset: 0x00804000, size:0x00140000
>[ 3463.341258] radeon 0000:01:00.0: tmp->soffset:0x00804000, tmp->eoffset: 0x00806000, size:0x00140000
>[ 3463.341278] radeon 0000:01:00.0: tmp->soffset:0x00806000, tmp->eoffset: 0x00808000, size:0x00140000
>[ 3463.341299] radeon 0000:01:00.0: tmp->soffset:0x00808000, tmp->eoffset: 0x0080A000, size:0x00140000
>[ 3463.341319] radeon 0000:01:00.0: tmp->soffset:0x0080C000, tmp->eoffset: 0x00810000, size:0x00140000
>[ 3463.341339] radeon 0000:01:00.0: tmp->soffset:0x00810000, tmp->eoffset: 0x00820000, size:0x00140000
>[ 3463.341360] radeon 0000:01:00.0: tmp->soffset:0x00820000, tmp->eoffset: 0x00860000, size:0x00140000
>[ 3469.580578] before args->size 56 bytes 
>[ 3469.580603] afters args->size 8192 bytes 
>[ 3469.580617] [drm] initial_domain (4:VRAM 2:GTT)4  size : 2000
>[ 3469.580689] [drm] allocate GEN Object address is : fffff801f60b7c00 
>[ 3469.580840] radeon 0000:01:00.0: bo_va :fffff801f6e8bda0  vm : fffff801f4db1980
>[ 3469.580858]  args->offset = 0x0080a000  bo_va->soffset = 0x00000000
>[ 3469.580884] radeon 0000:01:00.0: [radeon_gem_va_ioctl, 532]:args->offset: 0x0080a000,  argx->flags:22 
>[ 3469.580909] radeon 0000:01:00.0: soffset  -- eoffset :000000000080a000 -- 000000000080c000 
>[ 3469.580932] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00002000
>[ 3469.580954] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00002000
>[ 3469.580975] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00002000
>[ 3469.580995] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00002000
>[ 3469.581015] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00002000
>[ 3469.581036] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00002000
>[ 3469.581056] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00002000
>[ 3469.581076] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00002000
>[ 3469.581097] radeon 0000:01:00.0: tmp->soffset:0x00100000, tmp->eoffset: 0x00300000, size:0x00002000
>[ 3469.581117] radeon 0000:01:00.0: tmp->soffset:0x00800000, tmp->eoffset: 0x00802000, size:0x00002000
>[ 3469.581138] radeon 0000:01:00.0: tmp->soffset:0x00802000, tmp->eoffset: 0x00804000, size:0x00002000
>[ 3469.581158] radeon 0000:01:00.0: tmp->soffset:0x00804000, tmp->eoffset: 0x00806000, size:0x00002000
>[ 3469.581179] radeon 0000:01:00.0: tmp->soffset:0x00806000, tmp->eoffset: 0x00808000, size:0x00002000
>[ 3469.581199] radeon 0000:01:00.0: tmp->soffset:0x00808000, tmp->eoffset: 0x0080A000, size:0x00002000
>[ 3469.581219] radeon 0000:01:00.0: tmp->soffset:0x0080C000, tmp->eoffset: 0x00810000, size:0x00002000
>[ 3469.581240] radeon 0000:01:00.0: tmp->soffset:0x00810000, tmp->eoffset: 0x00820000, size:0x00002000
>[ 3469.581260] radeon 0000:01:00.0: tmp->soffset:0x00820000, tmp->eoffset: 0x00860000, size:0x00002000
>[ 3469.581280] radeon 0000:01:00.0: tmp->soffset:0x00860000, tmp->eoffset: 0x009A0000, size:0x00002000
>[ 3478.092891] before args->size 32 bytes 
>[ 3478.092915] afters args->size 8192 bytes 
>[ 3478.092930] [drm] initial_domain (4:VRAM 2:GTT)4  size : 2000
>[ 3478.093006] [drm] allocate GEN Object address is : fffff80008cfa800 
>[ 3478.093135] radeon 0000:01:00.0: bo_va :fffff80008bad140  vm : fffff801f4db1980
>[ 3478.093152]  args->offset = 0x009a0000  bo_va->soffset = 0x00000000
>[ 3478.093175] radeon 0000:01:00.0: [radeon_gem_va_ioctl, 532]:args->offset: 0x009a0000,  argx->flags:22 
>[ 3478.093196] radeon 0000:01:00.0: soffset  -- eoffset :00000000009a0000 -- 00000000009a2000 
>[ 3478.093216] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00002000
>[ 3478.093236] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00002000
>[ 3478.093257] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00002000
>[ 3478.093277] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00002000
>[ 3478.093297] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00002000
>[ 3478.093317] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00002000
>[ 3478.093338] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00002000
>[ 3478.093358] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00002000
>[ 3478.093378] radeon 0000:01:00.0: tmp->soffset:0x00100000, tmp->eoffset: 0x00300000, size:0x00002000
>[ 3478.093399] radeon 0000:01:00.0: tmp->soffset:0x00800000, tmp->eoffset: 0x00802000, size:0x00002000
>[ 3478.093419] radeon 0000:01:00.0: tmp->soffset:0x00802000, tmp->eoffset: 0x00804000, size:0x00002000
>[ 3478.093440] radeon 0000:01:00.0: tmp->soffset:0x00804000, tmp->eoffset: 0x00806000, size:0x00002000
>[ 3478.093460] radeon 0000:01:00.0: tmp->soffset:0x00806000, tmp->eoffset: 0x00808000, size:0x00002000
>[ 3478.093481] radeon 0000:01:00.0: tmp->soffset:0x00808000, tmp->eoffset: 0x0080A000, size:0x00002000
>[ 3478.093501] radeon 0000:01:00.0: tmp->soffset:0x0080A000, tmp->eoffset: 0x0080C000, size:0x00002000
>[ 3478.093521] radeon 0000:01:00.0: tmp->soffset:0x0080C000, tmp->eoffset: 0x00810000, size:0x00002000
>[ 3478.093542] radeon 0000:01:00.0: tmp->soffset:0x00810000, tmp->eoffset: 0x00820000, size:0x00002000
>[ 3478.093563] radeon 0000:01:00.0: tmp->soffset:0x00820000, tmp->eoffset: 0x00860000, size:0x00002000
>[ 3478.093583] radeon 0000:01:00.0: tmp->soffset:0x00860000, tmp->eoffset: 0x009A0000, size:0x00002000
>[ 3482.092706] before args->size 1048576 bytes 
>[ 3482.092730] afters args->size 1048576 bytes 
>[ 3482.092743] [drm] initial_domain (4:VRAM 2:GTT)2  size : 100000
>[ 3482.093775] [drm] allocate GEN Object address is : fffff80008cfb400 
>[ 3482.093933] radeon 0000:01:00.0: bo_va :fffff80008bacfc0  vm : fffff801f4db1980
>[ 3482.093950]  args->offset = 0x009a2000  bo_va->soffset = 0x00000000
>[ 3482.093974] radeon 0000:01:00.0: [radeon_gem_va_ioctl, 532]:args->offset: 0x009a2000,  argx->flags:22 
>[ 3482.093994] radeon 0000:01:00.0: soffset  -- eoffset :00000000009a2000 -- 0000000000aa2000 
>[ 3482.094015] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00100000
>[ 3482.094035] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00100000
>[ 3482.094055] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00100000
>[ 3482.094075] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00100000
>[ 3482.094095] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00100000
>[ 3482.094116] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00100000
>[ 3482.094136] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00100000
>[ 3482.094156] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00100000
>[ 3482.094177] radeon 0000:01:00.0: tmp->soffset:0x00100000, tmp->eoffset: 0x00300000, size:0x00100000
>[ 3482.094197] radeon 0000:01:00.0: tmp->soffset:0x00800000, tmp->eoffset: 0x00802000, size:0x00100000
>[ 3482.094221] radeon 0000:01:00.0: tmp->soffset:0x00802000, tmp->eoffset: 0x00804000, size:0x00100000
>[ 3482.094243] radeon 0000:01:00.0: tmp->soffset:0x00804000, tmp->eoffset: 0x00806000, size:0x00100000
>[ 3482.094264] radeon 0000:01:00.0: tmp->soffset:0x00806000, tmp->eoffset: 0x00808000, size:0x00100000
>[ 3482.094284] radeon 0000:01:00.0: tmp->soffset:0x00808000, tmp->eoffset: 0x0080A000, size:0x00100000
>[ 3482.094305] radeon 0000:01:00.0: tmp->soffset:0x0080A000, tmp->eoffset: 0x0080C000, size:0x00100000
>[ 3482.094326] radeon 0000:01:00.0: tmp->soffset:0x0080C000, tmp->eoffset: 0x00810000, size:0x00100000
>[ 3482.094346] radeon 0000:01:00.0: tmp->soffset:0x00810000, tmp->eoffset: 0x00820000, size:0x00100000
>[ 3482.094366] radeon 0000:01:00.0: tmp->soffset:0x00820000, tmp->eoffset: 0x00860000, size:0x00100000
>[ 3482.094387] radeon 0000:01:00.0: tmp->soffset:0x00860000, tmp->eoffset: 0x009A0000, size:0x00100000
>[ 3482.094407] radeon 0000:01:00.0: tmp->soffset:0x009A0000, tmp->eoffset: 0x009A2000, size:0x00100000
>[ 3563.117199] before args->size 1048576 bytes 
>[ 3563.117224] afters args->size 1048576 bytes 
>[ 3563.117239] [drm] initial_domain (4:VRAM 2:GTT)2  size : 100000
>[ 3563.118279] [drm] allocate GEN Object address is : fffff80008cfc000 
>[ 3563.118427] radeon 0000:01:00.0: bo_va :fffff80008bad560  vm : fffff801f4db1980
>[ 3563.118444]  args->offset = 0x00aa2000  bo_va->soffset = 0x00000000
>[ 3563.118468] radeon 0000:01:00.0: [radeon_gem_va_ioctl, 532]:args->offset: 0x00aa2000,  argx->flags:22 
>[ 3563.118488] radeon 0000:01:00.0: soffset  -- eoffset :0000000000aa2000 -- 0000000000ba2000 
>[ 3563.118508] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00100000
>[ 3563.118528] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00100000
>[ 3563.118548] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00100000
>[ 3563.118569] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00100000
>[ 3563.118589] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00100000
>[ 3563.118609] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00100000
>[ 3563.118629] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00100000
>[ 3563.118650] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00100000
>[ 3563.118670] radeon 0000:01:00.0: tmp->soffset:0x00100000, tmp->eoffset: 0x00300000, size:0x00100000
>[ 3563.118691] radeon 0000:01:00.0: tmp->soffset:0x00800000, tmp->eoffset: 0x00802000, size:0x00100000
>[ 3563.118711] radeon 0000:01:00.0: tmp->soffset:0x00802000, tmp->eoffset: 0x00804000, size:0x00100000
>[ 3563.118732] radeon 0000:01:00.0: tmp->soffset:0x00804000, tmp->eoffset: 0x00806000, size:0x00100000
>[ 3563.118752] radeon 0000:01:00.0: tmp->soffset:0x00806000, tmp->eoffset: 0x00808000, size:0x00100000
>[ 3563.118773] radeon 0000:01:00.0: tmp->soffset:0x00808000, tmp->eoffset: 0x0080A000, size:0x00100000
>[ 3563.118793] radeon 0000:01:00.0: tmp->soffset:0x0080A000, tmp->eoffset: 0x0080C000, size:0x00100000
>[ 3563.118818] radeon 0000:01:00.0: tmp->soffset:0x0080C000, tmp->eoffset: 0x00810000, size:0x00100000
>[ 3563.118838] radeon 0000:01:00.0: tmp->soffset:0x00810000, tmp->eoffset: 0x00820000, size:0x00100000
>[ 3563.118859] radeon 0000:01:00.0: tmp->soffset:0x00820000, tmp->eoffset: 0x00860000, size:0x00100000
>[ 3563.118879] radeon 0000:01:00.0: tmp->soffset:0x00860000, tmp->eoffset: 0x009A0000, size:0x00100000
>[ 3563.118899] radeon 0000:01:00.0: tmp->soffset:0x009A0000, tmp->eoffset: 0x009A2000, size:0x00100000
>[ 3563.118920] radeon 0000:01:00.0: tmp->soffset:0x009A2000, tmp->eoffset: 0x00AA2000, size:0x00100000
>[ 3569.069082] before args->size 68 bytes 
>[ 3569.069106] afters args->size 8192 bytes 
>[ 3569.069119] [drm] initial_domain (4:VRAM 2:GTT)4  size : 2000
>[ 3569.069195] [drm] allocate GEN Object address is : fffff80008cfcc00 
>[ 3569.069321] radeon 0000:01:00.0: bo_va :fffff80008bacc00  vm : fffff801f4db1980
>[ 3569.069339]  args->offset = 0x00ba2000  bo_va->soffset = 0x00000000
>[ 3569.069364] radeon 0000:01:00.0: [radeon_gem_va_ioctl, 532]:args->offset: 0x00ba2000,  argx->flags:22 
>[ 3569.069385] radeon 0000:01:00.0: soffset  -- eoffset :0000000000ba2000 -- 0000000000ba4000 
>[ 3569.069405] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00002000
>[ 3569.069425] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00002000
>[ 3569.069446] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00002000
>[ 3569.069466] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00002000
>[ 3569.069491] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00002000
>[ 3569.069513] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00002000
>[ 3569.069533] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00002000
>[ 3569.069554] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00002000
>[ 3569.069574] radeon 0000:01:00.0: tmp->soffset:0x00100000, tmp->eoffset: 0x00300000, size:0x00002000
>[ 3569.069594] radeon 0000:01:00.0: tmp->soffset:0x00800000, tmp->eoffset: 0x00802000, size:0x00002000
>[ 3569.069615] radeon 0000:01:00.0: tmp->soffset:0x00802000, tmp->eoffset: 0x00804000, size:0x00002000
>[ 3569.069635] radeon 0000:01:00.0: tmp->soffset:0x00804000, tmp->eoffset: 0x00806000, size:0x00002000
>[ 3569.069656] radeon 0000:01:00.0: tmp->soffset:0x00806000, tmp->eoffset: 0x00808000, size:0x00002000
>[ 3569.069676] radeon 0000:01:00.0: tmp->soffset:0x00808000, tmp->eoffset: 0x0080A000, size:0x00002000
>[ 3569.069697] radeon 0000:01:00.0: tmp->soffset:0x0080A000, tmp->eoffset: 0x0080C000, size:0x00002000
>[ 3569.069717] radeon 0000:01:00.0: tmp->soffset:0x0080C000, tmp->eoffset: 0x00810000, size:0x00002000
>[ 3569.069737] radeon 0000:01:00.0: tmp->soffset:0x00810000, tmp->eoffset: 0x00820000, size:0x00002000
>[ 3569.069758] radeon 0000:01:00.0: tmp->soffset:0x00820000, tmp->eoffset: 0x00860000, size:0x00002000
>[ 3569.069778] radeon 0000:01:00.0: tmp->soffset:0x00860000, tmp->eoffset: 0x009A0000, size:0x00002000
>[ 3569.069799] radeon 0000:01:00.0: tmp->soffset:0x009A0000, tmp->eoffset: 0x009A2000, size:0x00002000
>[ 3569.069819] radeon 0000:01:00.0: tmp->soffset:0x009A2000, tmp->eoffset: 0x00AA2000, size:0x00002000
>[ 3569.069839] radeon 0000:01:00.0: tmp->soffset:0x00AA2000, tmp->eoffset: 0x00BA2000, size:0x00002000
>[ 3572.892944] before args->size 4456448 bytes 
>[ 3572.892968] afters args->size 4456448 bytes 
>[ 3572.892982] [drm] initial_domain (4:VRAM 2:GTT)4  size : 440000
>[ 3572.893057] [drm] allocate GEN Object address is : fffff80008cfd000 
>[ 3572.893190] radeon 0000:01:00.0: bo_va :fffff80008bacea0  vm : fffff801f4db1980
>[ 3572.893208]  args->offset = 0x00ba4000  bo_va->soffset = 0x00000000
>[ 3572.893233] radeon 0000:01:00.0: [radeon_gem_va_ioctl, 532]:args->offset: 0x00ba4000,  argx->flags:22 
>[ 3572.893254] radeon 0000:01:00.0: soffset  -- eoffset :0000000000ba4000 -- 0000000000fe4000 
>[ 3572.893275] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00440000
>[ 3572.893295] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00440000
>[ 3572.893316] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00440000
>[ 3572.893336] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00440000
>[ 3572.893357] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00440000
>[ 3572.893377] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00440000
>[ 3572.893397] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00440000
>[ 3572.893417] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x00440000
>[ 3572.893438] radeon 0000:01:00.0: tmp->soffset:0x00100000, tmp->eoffset: 0x00300000, size:0x00440000
>[ 3572.893458] radeon 0000:01:00.0: tmp->soffset:0x00800000, tmp->eoffset: 0x00802000, size:0x00440000
>[ 3572.893479] radeon 0000:01:00.0: tmp->soffset:0x00802000, tmp->eoffset: 0x00804000, size:0x00440000
>[ 3572.893499] radeon 0000:01:00.0: tmp->soffset:0x00804000, tmp->eoffset: 0x00806000, size:0x00440000
>[ 3572.893519] radeon 0000:01:00.0: tmp->soffset:0x00806000, tmp->eoffset: 0x00808000, size:0x00440000
>[ 3572.893540] radeon 0000:01:00.0: tmp->soffset:0x00808000, tmp->eoffset: 0x0080A000, size:0x00440000
>[ 3572.893560] radeon 0000:01:00.0: tmp->soffset:0x0080A000, tmp->eoffset: 0x0080C000, size:0x00440000
>[ 3572.893581] radeon 0000:01:00.0: tmp->soffset:0x0080C000, tmp->eoffset: 0x00810000, size:0x00440000
>[ 3572.893601] radeon 0000:01:00.0: tmp->soffset:0x00810000, tmp->eoffset: 0x00820000, size:0x00440000
>[ 3572.893621] radeon 0000:01:00.0: tmp->soffset:0x00820000, tmp->eoffset: 0x00860000, size:0x00440000
>[ 3572.893645] radeon 0000:01:00.0: tmp->soffset:0x00860000, tmp->eoffset: 0x009A0000, size:0x00440000
>[ 3572.893669] radeon 0000:01:00.0: tmp->soffset:0x009A0000, tmp->eoffset: 0x009A2000, size:0x00440000
>[ 3572.893690] radeon 0000:01:00.0: tmp->soffset:0x009A2000, tmp->eoffset: 0x00AA2000, size:0x00440000
>[ 3572.893710] radeon 0000:01:00.0: tmp->soffset:0x00AA2000, tmp->eoffset: 0x00BA2000, size:0x00440000
>[ 3572.893731] radeon 0000:01:00.0: tmp->soffset:0x00BA2000, tmp->eoffset: 0x00BA4000, size:0x00440000
>[ 3572.894414] radeon 0000:01:00.0: bo_va :fffff801f6e8a840  vm : fffff801f4db1980
>[ 3572.894530] radeon 0000:01:00.0: bo_va :fffff801f6e8a840  vm : fffff801f4db1980
>[ 3572.894546]  args->offset = 0x01000000  bo_va->soffset = 0x00000000
>[ 3572.894569] radeon 0000:01:00.0: [radeon_gem_va_ioctl, 532]:args->offset: 0x01000000,  argx->flags:22 
>[ 3572.894588] radeon 0000:01:00.0: soffset  -- eoffset :0000000001000000 -- 00000000015dc000 
>[ 3572.894608] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x005DC000
>[ 3572.894628] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x005DC000
>[ 3572.894649] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x005DC000
>[ 3572.894669] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x005DC000
>[ 3572.894690] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x005DC000
>[ 3572.894713] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x005DC000
>[ 3572.894735] radeon 0000:01:00.0: tmp->soffset:0x00000000, tmp->eoffset: 0x00000000, size:0x005DC000
>[ 3572.894755] radeon 0000:01:00.0: tmp->soffset:0x00100000, tmp->eoffset: 0x00300000, size:0x005DC000
>[ 3572.894775] radeon 0000:01:00.0: tmp->soffset:0x00800000, tmp->eoffset: 0x00802000, size:0x005DC000
>[ 3572.894796] radeon 0000:01:00.0: tmp->soffset:0x00802000, tmp->eoffset: 0x00804000, size:0x005DC000
>[ 3572.894816] radeon 0000:01:00.0: tmp->soffset:0x00804000, tmp->eoffset: 0x00806000, size:0x005DC000
>[ 3572.894836] radeon 0000:01:00.0: tmp->soffset:0x00806000, tmp->eoffset: 0x00808000, size:0x005DC000
>[ 3572.894856] radeon 0000:01:00.0: tmp->soffset:0x00808000, tmp->eoffset: 0x0080A000, size:0x005DC000
>[ 3572.894877] radeon 0000:01:00.0: tmp->soffset:0x0080A000, tmp->eoffset: 0x0080C000, size:0x005DC000
>[ 3572.894897] radeon 0000:01:00.0: tmp->soffset:0x0080C000, tmp->eoffset: 0x00810000, size:0x005DC000
>[ 3572.894917] radeon 0000:01:00.0: tmp->soffset:0x00810000, tmp->eoffset: 0x00820000, size:0x005DC000
>[ 3572.894937] radeon 0000:01:00.0: tmp->soffset:0x00820000, tmp->eoffset: 0x00860000, size:0x005DC000
>[ 3572.894958] radeon 0000:01:00.0: tmp->soffset:0x00860000, tmp->eoffset: 0x009A0000, size:0x005DC000
>[ 3572.894978] radeon 0000:01:00.0: tmp->soffset:0x009A0000, tmp->eoffset: 0x009A2000, size:0x005DC000
>[ 3572.894998] radeon 0000:01:00.0: tmp->soffset:0x009A2000, tmp->eoffset: 0x00AA2000, size:0x005DC000
>[ 3572.895018] radeon 0000:01:00.0: tmp->soffset:0x00AA2000, tmp->eoffset: 0x00BA2000, size:0x005DC000
>[ 3572.895039] radeon 0000:01:00.0: tmp->soffset:0x00BA2000, tmp->eoffset: 0x00BA4000, size:0x005DC000
>[ 3572.895059] radeon 0000:01:00.0: tmp->soffset:0x00BA4000, tmp->eoffset: 0x00FE4000, size:0x005DC000
>[ 3574.343948] radeon 0000:01:00.0: bo_va :fffff801f6e8bb60  vm : fffff801f4db1980
>[ 3574.344064] radeon 0000:01:00.0: bo_va :fffff801f6e8a840  vm : fffff801f4db1980
>[ 3574.344103] radeon 0000:01:00.0: bo_va :fffff80008bacea0  vm : fffff801f4db1980
>[ 3574.344139] radeon 0000:01:00.0: bo_va :fffff801f6e8a540  vm : fffff801f4db1980
>[ 3574.344171] radeon 0000:01:00.0: bo_va :fffff80008bad140  vm : fffff801f4db1980
>[ 3574.344202] radeon 0000:01:00.0: bo_va :fffff80008bacc00  vm : fffff801f4db1980
>[ 3574.344235] radeon 0000:01:00.0: bo_va :fffff80008bacfc0  vm : fffff801f4db1980
>[ 3574.344291] radeon 0000:01:00.0: bo_va :fffff80008bad560  vm : fffff801f4db1980
>[ 3574.344456] radeon 0000:01:00.0: GPU fault detected: 147 0x01424802
>[ 3574.344481] radeon 0000:01:00.0:   VM_CONTEXT1_PROTECTION_FAULT_ADDR   0x0002020A
>[ 3574.344499] radeon 0000:01:00.0:   VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x02048002
>[ 3574.344518] VM fault (0x02, vmid 1) at page 131594, read from TC (72)
>[ 3574.344543] radeon 0000:01:00.0: GPU fault detected: 147 0x01424802
>[ 3574.344563] radeon 0000:01:00.0:   VM_CONTEXT1_PROTECTION_FAULT_ADDR   0x00000000
>[ 3574.344583] radeon 0000:01:00.0:   VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x00000000
>[ 3574.344601] VM fault (0x00, vmid 0) at page 0, read from unknown (0)

Actions: View

Attachments on bug 82455: 104647 | 104657 | 104877 | 104930 | 105024 | 105313

Use of freedesktop.org services, including Bugzilla, is subject to our Code of Conduct. How we collect and use information is described in our Privacy Policy.