Attachment 41852 Details for Bug 32556 – ppll stability fixes for rs690

[patch] ppll stability fixes for rs690

0002-drm-radeon-kms-ppll-stability-fixes-for-rs690.patch (text/plain), 1.73 KB, created by Alex Deucher on 2011-01-10 09:25:45 UTC

(hide)

Description:

Filename:

MIME Type:

Creator: Alex Deucher

Created: 2011-01-10 09:25:45 UTC

Size: 1.73 KB

patch

obsolete

>From 9d911cd1237a76da5ae6f901ad73cd24a7c5cffb Mon Sep 17 00:00:00 2001
>From: Alex Deucher <alexdeucher@gmail.com>
>Date: Mon, 10 Jan 2011 12:18:06 -0500
>Subject: [PATCH 2/2] drm/radeon/kms: ppll stability fixes for rs690
>
>Fixes:
>https://bugs.freedesktop.org/show_bug.cgi?id=32556
>
>Signed-off-by: Alex Deucher <alexdeucher@gmail.com>
>---
> drivers/gpu/drm/radeon/atombios_crtc.c |   16 ++++++++++++++--
> 1 files changed, 14 insertions(+), 2 deletions(-)
>
>diff --git a/drivers/gpu/drm/radeon/atombios_crtc.c b/drivers/gpu/drm/radeon/atombios_crtc.c
>index b0ab185..0ed2469 100644
>--- a/drivers/gpu/drm/radeon/atombios_crtc.c
>+++ b/drivers/gpu/drm/radeon/atombios_crtc.c
>@@ -524,8 +524,8 @@ static u32 atombios_adjust_pll(struct drm_crtc *crtc,
> 		if ((rdev->family == CHIP_RS600) ||
> 		    (rdev->family == CHIP_RS690) ||
> 		    (rdev->family == CHIP_RS740))
>-			pll->flags |= (/*RADEON_PLL_USE_FRAC_FB_DIV |*/
>-				       RADEON_PLL_PREFER_CLOSEST_LOWER);
>+			pll->flags |= (RADEON_PLL_USE_FRAC_FB_DIV |
>+				       RADEON_PLL_PREFER_CLOSEST_HIGHER);
> 
> 		if (ASIC_IS_DCE32(rdev) && mode->clock > 200000)	/* range limits??? */
> 			pll->flags |= RADEON_PLL_PREFER_HIGH_FB_DIV;
>@@ -578,6 +578,18 @@ static u32 atombios_adjust_pll(struct drm_crtc *crtc,
> 				if (encoder->encoder_type == DRM_MODE_ENCODER_LVDS)
> 					pll->flags |= RADEON_PLL_USE_REF_DIV;
> 			}
>+
>+			if ((rdev->family == CHIP_RS600) ||
>+			    (rdev->family == CHIP_RS690) ||
>+			    (rdev->family == CHIP_RS740)) {
>+				/* TMDS on these chips seems to prefer a slightly higher clock and
>+				 * even post dividers
>+				 */
>+				if (radeon_encoder->devices & (ATOM_DEVICE_DFP_SUPPORT)) {
>+					adjusted_clock += 50;
>+					pll->flags |= RADEON_PLL_NO_ODD_POST_DIV;
>+				}
>+			}
> 			break;
> 		}
> 	}
>-- 
>1.7.1.1
>

Actions: View | Splinter Review

Attachments on bug 32556: 41344 | 41345 | 41346 | 41347 | 41348 | 41351 | 41376 | 41379 | 41380 | 41406 | 41407 | 41408 | 41430 | 41852 | 41943

Use of freedesktop.org services, including Bugzilla, is subject to our Code of Conduct. How we collect and use information is described in our Privacy Policy.