Attachment 87585 Details for Bug 69404 – dmesg of first monitor

dmesg of first monitor

first-dmesg_hswult_display_832-624.txt (text/plain), 125.89 KB, created by Qingshuai Tian on 2013-10-14 09:12:08 UTC

(hide)

Description:

Filename:

MIME Type:

Creator: Qingshuai Tian

Created: 2013-10-14 09:12:08 UTC

Size: 125.89 KB

patch

obsolete

>[  424.679264] [drm:haswell_write_eld], ELD on pipe A
>[  424.679271] [drm:haswell_write_eld], port num:0
>[  424.679273] [drm:haswell_write_eld], ELD size 7
>[  424.679439] [drm:ilk_check_wm], WM1: enabled
>[  424.679441] [drm:ilk_check_wm], WM2: enabled
>[  424.679443] [drm:ilk_check_wm], WM3: enabled
>[  424.679445] [drm:ilk_check_wm], WM4: enabled
>[  424.679448] [drm:ilk_check_wm], WM0: enabled
>[  424.731282] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  424.783312] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  424.783323] [drm:intel_update_fbc], framebuffer not tiled or fenced, disabling compression
>[  424.801320] [drm:intel_connector_check_state], [CONNECTOR:22:HDMI-A-2]
>[  424.801328] [drm:check_encoder_state], [ENCODER:9:TMDS-9]
>[  424.801331] [drm:check_encoder_state], [ENCODER:17:TMDS-17]
>[  424.801334] [drm:check_encoder_state], [ENCODER:20:TMDS-20]
>[  424.801337] [drm:check_crtc_state], [CRTC:3]
>[  424.801345] [drm:check_crtc_state], [CRTC:5]
>[  424.801348] [drm:check_crtc_state], [CRTC:7]
>[  424.816808] [drm:ivybridge_set_fifo_underrun_reporting], uncleared fifo underrun on pipe A
>[  424.816815] [drm:ivb_err_int_handler], Pipe A FIFO underrun
>[  429.804097] [drm:drm_mode_addfb], [FB:54]
>[  429.902822] [drm:drm_mode_setcrtc], [CRTC:3]
>[  429.902831] [drm:drm_mode_setcrtc], [CONNECTOR:22:HDMI-A-2]
>[  429.902835] [drm:intel_crtc_set_config], [CRTC:3] [FB:54] #connectors=1 (x y) (0 0)
>[  429.902840] [drm:intel_set_config_compute_mode_changes], modes are different, full mode set
>[  429.902842] [drm:drm_mode_debug_printmodeline], Modeline 57:"1280x720" 60 74176 1280 1390 1430 1650 720 725 730 750 0x40 0x5
>[  429.902847] [drm:drm_mode_debug_printmodeline], Modeline 57:"1280x720" 50 74250 1280 1720 1760 1980 720 725 730 750 0x40 0x5
>[  429.902852] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:3], mode_changed=1, fb_changed=1
>[  429.902856] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:3]
>[  429.902860] [drm:intel_modeset_affected_pipes], set mode pipe masks: modeset: 1, prepare: 1, disable: 0
>[  429.902875] [drm:connected_sink_compute_bpp], [CONNECTOR:22:HDMI-A-2] checking for sink bpp constrains
>[  429.902884] [drm:intel_hdmi_compute_config], picking bpc to 8 for HDMI output
>[  429.902901] [drm:intel_hdmi_compute_config], forcing pipe bpc to 24 for HDMI
>[  429.902908] [drm:intel_modeset_pipe_config], plane bpp: 18, pipe bpp: 24, dithering: 1
>[  429.902911] [drm:intel_dump_pipe_config], [CRTC:3][modeset] config for pipe A
>[  429.902914] [drm:intel_dump_pipe_config], cpu_transcoder: A
>[  429.902916] [drm:intel_dump_pipe_config], pipe bpp: 24, dithering: 1
>[  429.902918] [drm:intel_dump_pipe_config], fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0
>[  429.902922] [drm:intel_dump_pipe_config], requested mode:
>[  429.902925] [drm:drm_mode_debug_printmodeline], Modeline 0:"1280x720" 50 74250 1280 1720 1760 1980 720 725 730 750 0x40 0x5
>[  429.902931] [drm:intel_dump_pipe_config], adjusted mode:
>[  429.902934] [drm:drm_mode_debug_printmodeline], Modeline 0:"1280x720" 50 74250 1280 1720 1760 1980 720 725 730 750 0x40 0x5
>[  429.902939] [drm:intel_dump_pipe_config], gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000
>[  429.902947] [drm:intel_dump_pipe_config], pch pfit: pos: 0x00000000, size: 0x00000000, disabled
>[  429.902950] [drm:intel_dump_pipe_config], ips: 1
>[  429.942979] [drm:ilk_check_wm], WM1: enabled
>[  429.942985] [drm:ilk_check_wm], WM2: enabled
>[  429.942988] [drm:ilk_check_wm], WM3: enabled
>[  429.942990] [drm:ilk_check_wm], WM4: enabled
>[  429.943000] [drm:intel_update_fbc], no output, disabling
>[  429.943008] [drm:intel_ddi_put_crtc_pll], Disabling WRPLL 1
>[  429.943011] [drm:intel_ddi_pll_mode_set], Using WRPLL 1 on pipe A
>[  429.945037] [drm:intel_ddi_calculate_wrpll], WRPLL: 74250000Hz refresh rate with p=10, n2=22 r2=16
>[  429.946155] [drm:ironlake_update_plane], Writing base 04082000 00000000 0 0 2560
>[  429.946162] [drm:intel_edp_psr_match_conditions], PSR disable by flag
>[  429.946167] [drm:intel_crtc_mode_set], [ENCODER:20:TMDS-20] set [MODE:0:1280x720]
>[  429.946170] [drm:intel_ddi_mode_set], Preparing DDI mode on port C, pipe A
>[  429.946172] [drm:intel_ddi_mode_set], HDMI audio on pipe A on DDI
>[  429.946174] [drm:intel_ddi_mode_set], HDMI audio: write eld information
>[  429.946178] [drm:intel_write_eld], ELD on [CONNECTOR:22:HDMI-A-2], [ENCODER:20:TMDS-20]
>[  429.946181] [drm:haswell_write_eld], HDMI: Haswell Audio initialize....
>[  429.946183] [drm:haswell_write_eld], HDMI audio: enable codec
>[  429.997996] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  429.998002] [drm:haswell_write_eld], HDMI audio: pin eld vld status=0x00000004
>[  429.998006] [drm:haswell_write_eld], HDMI audio: eld vld status=0x00000005
>[  429.998009] [drm:haswell_write_eld], HDMI audio: audio conf: 0x0070fa60
>[  429.998012] [drm:haswell_write_eld], ELD on pipe A
>[  429.998018] [drm:haswell_write_eld], port num:0
>[  429.998020] [drm:haswell_write_eld], ELD size 7
>[  429.998189] [drm:ilk_check_wm], WM1: enabled
>[  429.998192] [drm:ilk_check_wm], WM2: enabled
>[  429.998194] [drm:ilk_check_wm], WM3: enabled
>[  429.998196] [drm:ilk_check_wm], WM4: enabled
>[  429.998198] [drm:ilk_check_wm], WM0: enabled
>[  430.050024] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  430.102056] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  430.102067] [drm:intel_update_fbc], framebuffer not tiled or fenced, disabling compression
>[  430.124071] [drm:intel_connector_check_state], [CONNECTOR:22:HDMI-A-2]
>[  430.124078] [drm:check_encoder_state], [ENCODER:9:TMDS-9]
>[  430.124082] [drm:check_encoder_state], [ENCODER:17:TMDS-17]
>[  430.124084] [drm:check_encoder_state], [ENCODER:20:TMDS-20]
>[  430.124087] [drm:check_crtc_state], [CRTC:3]
>[  430.124096] [drm:check_crtc_state], [CRTC:5]
>[  430.124098] [drm:check_crtc_state], [CRTC:7]
>[  430.142185] [drm:ivybridge_set_fifo_underrun_reporting], uncleared fifo underrun on pipe A
>[  430.142192] [drm:ivb_err_int_handler], Pipe A FIFO underrun
>[  435.126862] [drm:drm_mode_addfb], [FB:53]
>[  435.221320] [drm:drm_mode_setcrtc], [CRTC:3]
>[  435.221329] [drm:drm_mode_setcrtc], [CONNECTOR:22:HDMI-A-2]
>[  435.221333] [drm:intel_crtc_set_config], [CRTC:3] [FB:53] #connectors=1 (x y) (0 0)
>[  435.221337] [drm:intel_set_config_compute_mode_changes], modes are different, full mode set
>[  435.221339] [drm:drm_mode_debug_printmodeline], Modeline 57:"1280x720" 50 74250 1280 1720 1760 1980 720 725 730 750 0x40 0x5
>[  435.221344] [drm:drm_mode_debug_printmodeline], Modeline 57:"1024x768" 75 78800 1024 1040 1136 1312 768 769 772 800 0x40 0x5
>[  435.221348] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:3], mode_changed=1, fb_changed=1
>[  435.221351] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:3]
>[  435.221355] [drm:intel_modeset_affected_pipes], set mode pipe masks: modeset: 1, prepare: 1, disable: 0
>[  435.221359] [drm:connected_sink_compute_bpp], [CONNECTOR:22:HDMI-A-2] checking for sink bpp constrains
>[  435.221368] [drm:intel_hdmi_compute_config], picking bpc to 8 for HDMI output
>[  435.221370] [drm:intel_hdmi_compute_config], forcing pipe bpc to 24 for HDMI
>[  435.221372] [drm:intel_modeset_pipe_config], plane bpp: 18, pipe bpp: 24, dithering: 1
>[  435.221375] [drm:intel_dump_pipe_config], [CRTC:3][modeset] config for pipe A
>[  435.221378] [drm:intel_dump_pipe_config], cpu_transcoder: A
>[  435.221379] [drm:intel_dump_pipe_config], pipe bpp: 24, dithering: 1
>[  435.221381] [drm:intel_dump_pipe_config], fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0
>[  435.221384] [drm:intel_dump_pipe_config], requested mode:
>[  435.221386] [drm:drm_mode_debug_printmodeline], Modeline 0:"1024x768" 75 78800 1024 1040 1136 1312 768 769 772 800 0x40 0x5
>[  435.221390] [drm:intel_dump_pipe_config], adjusted mode:
>[  435.221392] [drm:drm_mode_debug_printmodeline], Modeline 0:"1024x768" 75 78800 1024 1040 1136 1312 768 769 772 800 0x40 0x5
>[  435.221395] [drm:intel_dump_pipe_config], gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000
>[  435.221398] [drm:intel_dump_pipe_config], pch pfit: pos: 0x00000000, size: 0x00000000, disabled
>[  435.221401] [drm:intel_dump_pipe_config], ips: 1
>[  435.266729] [drm:ilk_check_wm], WM1: enabled
>[  435.266735] [drm:ilk_check_wm], WM2: enabled
>[  435.266737] [drm:ilk_check_wm], WM3: enabled
>[  435.266739] [drm:ilk_check_wm], WM4: enabled
>[  435.266750] [drm:intel_update_fbc], no output, disabling
>[  435.266758] [drm:intel_ddi_put_crtc_pll], Disabling WRPLL 1
>[  435.266762] [drm:intel_ddi_pll_mode_set], Using WRPLL 1 on pipe A
>[  435.268791] [drm:intel_ddi_calculate_wrpll], WRPLL: 78800000Hz refresh rate with p=12, n2=28 r2=16
>[  435.269753] [drm:ironlake_update_plane], Writing base 04244000 00000000 0 0 2048
>[  435.269760] [drm:intel_edp_psr_match_conditions], PSR disable by flag
>[  435.269765] [drm:intel_crtc_mode_set], [ENCODER:20:TMDS-20] set [MODE:0:1024x768]
>[  435.269768] [drm:intel_ddi_mode_set], Preparing DDI mode on port C, pipe A
>[  435.269770] [drm:intel_ddi_mode_set], HDMI audio on pipe A on DDI
>[  435.269774] [drm:intel_ddi_mode_set], HDMI audio: write eld information
>[  435.269778] [drm:intel_write_eld], ELD on [CONNECTOR:22:HDMI-A-2], [ENCODER:20:TMDS-20]
>[  435.269781] [drm:haswell_write_eld], HDMI: Haswell Audio initialize....
>[  435.269783] [drm:haswell_write_eld], HDMI audio: enable codec
>[  435.321747] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  435.321753] [drm:haswell_write_eld], HDMI audio: pin eld vld status=0x00000004
>[  435.321757] [drm:haswell_write_eld], HDMI audio: eld vld status=0x00000005
>[  435.321759] [drm:haswell_write_eld], HDMI audio: audio conf: 0x0070fa60
>[  435.321762] [drm:haswell_write_eld], ELD on pipe A
>[  435.321768] [drm:haswell_write_eld], port num:0
>[  435.321770] [drm:haswell_write_eld], ELD size 7
>[  435.321943] [drm:ilk_check_wm], WM1: enabled
>[  435.321946] [drm:ilk_check_wm], WM2: enabled
>[  435.321948] [drm:ilk_check_wm], WM3: enabled
>[  435.321950] [drm:ilk_check_wm], WM4: enabled
>[  435.321952] [drm:ilk_check_wm], WM0: enabled
>[  435.373773] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  435.425801] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  435.425811] [drm:intel_update_fbc], framebuffer not tiled or fenced, disabling compression
>[  435.439822] [drm:intel_connector_check_state], [CONNECTOR:22:HDMI-A-2]
>[  435.439829] [drm:check_encoder_state], [ENCODER:9:TMDS-9]
>[  435.439833] [drm:check_encoder_state], [ENCODER:17:TMDS-17]
>[  435.439835] [drm:check_encoder_state], [ENCODER:20:TMDS-20]
>[  435.439839] [drm:check_crtc_state], [CRTC:3]
>[  435.439847] [drm:check_crtc_state], [CRTC:5]
>[  435.439850] [drm:check_crtc_state], [CRTC:7]
>[  440.442616] [drm:drm_mode_addfb], [FB:54]
>[  440.537342] [drm:drm_mode_setcrtc], [CRTC:3]
>[  440.537350] [drm:drm_mode_setcrtc], [CONNECTOR:22:HDMI-A-2]
>[  440.537354] [drm:intel_crtc_set_config], [CRTC:3] [FB:54] #connectors=1 (x y) (0 0)
>[  440.537370] [drm:intel_set_config_compute_mode_changes], modes are different, full mode set
>[  440.537377] [drm:drm_mode_debug_printmodeline], Modeline 57:"1024x768" 75 78800 1024 1040 1136 1312 768 769 772 800 0x40 0x5
>[  440.537390] [drm:drm_mode_debug_printmodeline], Modeline 57:"1024x768" 70 75000 1024 1048 1184 1328 768 771 777 806 0x40 0xa
>[  440.537394] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:3], mode_changed=1, fb_changed=1
>[  440.537398] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:3]
>[  440.537402] [drm:intel_modeset_affected_pipes], set mode pipe masks: modeset: 1, prepare: 1, disable: 0
>[  440.537407] [drm:connected_sink_compute_bpp], [CONNECTOR:22:HDMI-A-2] checking for sink bpp constrains
>[  440.537418] [drm:intel_hdmi_compute_config], picking bpc to 8 for HDMI output
>[  440.537425] [drm:intel_hdmi_compute_config], forcing pipe bpc to 24 for HDMI
>[  440.537428] [drm:intel_modeset_pipe_config], plane bpp: 18, pipe bpp: 24, dithering: 1
>[  440.537432] [drm:intel_dump_pipe_config], [CRTC:3][modeset] config for pipe A
>[  440.537442] [drm:intel_dump_pipe_config], cpu_transcoder: A
>[  440.537444] [drm:intel_dump_pipe_config], pipe bpp: 24, dithering: 1
>[  440.537447] [drm:intel_dump_pipe_config], fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0
>[  440.537454] [drm:intel_dump_pipe_config], requested mode:
>[  440.537459] [drm:drm_mode_debug_printmodeline], Modeline 0:"1024x768" 70 75000 1024 1048 1184 1328 768 771 777 806 0x40 0xa
>[  440.537466] [drm:intel_dump_pipe_config], adjusted mode:
>[  440.537468] [drm:drm_mode_debug_printmodeline], Modeline 0:"1024x768" 70 75000 1024 1048 1184 1328 768 771 777 806 0x40 0xa
>[  440.537472] [drm:intel_dump_pipe_config], gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000
>[  440.537475] [drm:intel_dump_pipe_config], pch pfit: pos: 0x00000000, size: 0x00000000, disabled
>[  440.537478] [drm:intel_dump_pipe_config], ips: 1
>[  440.573470] [drm:ilk_check_wm], WM1: enabled
>[  440.573477] [drm:ilk_check_wm], WM2: enabled
>[  440.573479] [drm:ilk_check_wm], WM3: enabled
>[  440.573481] [drm:ilk_check_wm], WM4: enabled
>[  440.573491] [drm:intel_update_fbc], no output, disabling
>[  440.573500] [drm:intel_ddi_put_crtc_pll], Disabling WRPLL 1
>[  440.573503] [drm:intel_ddi_pll_mode_set], Using WRPLL 1 on pipe A
>[  440.575573] [drm:intel_ddi_calculate_wrpll], WRPLL: 75000000Hz refresh rate with p=12, n2=25 r2=15
>[  440.576533] [drm:ironlake_update_plane], Writing base 043C4000 00000000 0 0 2048
>[  440.576541] [drm:intel_edp_psr_match_conditions], PSR disable by flag
>[  440.576546] [drm:intel_crtc_mode_set], [ENCODER:20:TMDS-20] set [MODE:0:1024x768]
>[  440.576549] [drm:intel_ddi_mode_set], Preparing DDI mode on port C, pipe A
>[  440.576551] [drm:intel_ddi_mode_set], HDMI audio on pipe A on DDI
>[  440.576553] [drm:intel_ddi_mode_set], HDMI audio: write eld information
>[  440.576557] [drm:intel_write_eld], ELD on [CONNECTOR:22:HDMI-A-2], [ENCODER:20:TMDS-20]
>[  440.576560] [drm:haswell_write_eld], HDMI: Haswell Audio initialize....
>[  440.576562] [drm:haswell_write_eld], HDMI audio: enable codec
>[  440.628492] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  440.628498] [drm:haswell_write_eld], HDMI audio: pin eld vld status=0x00000004
>[  440.628503] [drm:haswell_write_eld], HDMI audio: eld vld status=0x00000005
>[  440.628505] [drm:haswell_write_eld], HDMI audio: audio conf: 0x0070fa60
>[  440.628508] [drm:haswell_write_eld], ELD on pipe A
>[  440.628514] [drm:haswell_write_eld], port num:0
>[  440.628516] [drm:haswell_write_eld], ELD size 7
>[  440.628688] [drm:ilk_check_wm], WM1: enabled
>[  440.628691] [drm:ilk_check_wm], WM2: enabled
>[  440.628693] [drm:ilk_check_wm], WM3: enabled
>[  440.628695] [drm:ilk_check_wm], WM4: enabled
>[  440.628697] [drm:ilk_check_wm], WM0: enabled
>[  440.680516] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  440.732549] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  440.732560] [drm:intel_update_fbc], framebuffer not tiled or fenced, disabling compression
>[  440.748566] [drm:intel_connector_check_state], [CONNECTOR:22:HDMI-A-2]
>[  440.748573] [drm:check_encoder_state], [ENCODER:9:TMDS-9]
>[  440.748576] [drm:check_encoder_state], [ENCODER:17:TMDS-17]
>[  440.748579] [drm:check_encoder_state], [ENCODER:20:TMDS-20]
>[  440.748582] [drm:check_crtc_state], [CRTC:3]
>[  440.748590] [drm:check_crtc_state], [CRTC:5]
>[  440.748593] [drm:check_crtc_state], [CRTC:7]
>[  445.751334] [drm:drm_mode_addfb], [FB:53]
>[  445.846500] [drm:drm_mode_setcrtc], [CRTC:3]
>[  445.846509] [drm:drm_mode_setcrtc], [CONNECTOR:22:HDMI-A-2]
>[  445.846512] [drm:intel_crtc_set_config], [CRTC:3] [FB:53] #connectors=1 (x y) (0 0)
>[  445.846517] [drm:intel_set_config_compute_mode_changes], modes are different, full mode set
>[  445.846520] [drm:drm_mode_debug_printmodeline], Modeline 57:"1024x768" 70 75000 1024 1048 1184 1328 768 771 777 806 0x40 0xa
>[  445.846525] [drm:drm_mode_debug_printmodeline], Modeline 57:"1024x768" 60 65000 1024 1048 1184 1344 768 771 777 806 0x40 0xa
>[  445.846529] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:3], mode_changed=1, fb_changed=1
>[  445.846533] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:3]
>[  445.846537] [drm:intel_modeset_affected_pipes], set mode pipe masks: modeset: 1, prepare: 1, disable: 0
>[  445.846542] [drm:connected_sink_compute_bpp], [CONNECTOR:22:HDMI-A-2] checking for sink bpp constrains
>[  445.846551] [drm:intel_hdmi_compute_config], picking bpc to 8 for HDMI output
>[  445.846553] [drm:intel_hdmi_compute_config], forcing pipe bpc to 24 for HDMI
>[  445.846556] [drm:intel_modeset_pipe_config], plane bpp: 18, pipe bpp: 24, dithering: 1
>[  445.846559] [drm:intel_dump_pipe_config], [CRTC:3][modeset] config for pipe A
>[  445.846562] [drm:intel_dump_pipe_config], cpu_transcoder: A
>[  445.846564] [drm:intel_dump_pipe_config], pipe bpp: 24, dithering: 1
>[  445.846567] [drm:intel_dump_pipe_config], fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0
>[  445.846570] [drm:intel_dump_pipe_config], requested mode:
>[  445.846572] [drm:drm_mode_debug_printmodeline], Modeline 0:"1024x768" 60 65000 1024 1048 1184 1344 768 771 777 806 0x40 0xa
>[  445.846576] [drm:intel_dump_pipe_config], adjusted mode:
>[  445.846578] [drm:drm_mode_debug_printmodeline], Modeline 0:"1024x768" 60 65000 1024 1048 1184 1344 768 771 777 806 0x40 0xa
>[  445.846582] [drm:intel_dump_pipe_config], gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000
>[  445.846586] [drm:intel_dump_pipe_config], pch pfit: pos: 0x00000000, size: 0x00000000, disabled
>[  445.846589] [drm:intel_dump_pipe_config], ips: 1
>[  445.888217] [drm:ilk_check_wm], WM1: enabled
>[  445.888224] [drm:ilk_check_wm], WM2: enabled
>[  445.888226] [drm:ilk_check_wm], WM3: enabled
>[  445.888228] [drm:ilk_check_wm], WM4: enabled
>[  445.888238] [drm:intel_update_fbc], no output, disabling
>[  445.888247] [drm:intel_ddi_put_crtc_pll], Disabling WRPLL 1
>[  445.888250] [drm:intel_ddi_pll_mode_set], Using WRPLL 1 on pipe A
>[  445.890323] [drm:intel_ddi_calculate_wrpll], WRPLL: 65000000Hz refresh rate with p=14, n2=32 r2=19
>[  445.891284] [drm:ironlake_update_plane], Writing base 04544000 00000000 0 0 2048
>[  445.891292] [drm:intel_edp_psr_match_conditions], PSR disable by flag
>[  445.891297] [drm:intel_crtc_mode_set], [ENCODER:20:TMDS-20] set [MODE:0:1024x768]
>[  445.891300] [drm:intel_ddi_mode_set], Preparing DDI mode on port C, pipe A
>[  445.891302] [drm:intel_ddi_mode_set], HDMI audio on pipe A on DDI
>[  445.891304] [drm:intel_ddi_mode_set], HDMI audio: write eld information
>[  445.891308] [drm:intel_write_eld], ELD on [CONNECTOR:22:HDMI-A-2], [ENCODER:20:TMDS-20]
>[  445.891311] [drm:haswell_write_eld], HDMI: Haswell Audio initialize....
>[  445.891313] [drm:haswell_write_eld], HDMI audio: enable codec
>[  445.943258] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  445.943264] [drm:haswell_write_eld], HDMI audio: pin eld vld status=0x00000004
>[  445.943268] [drm:haswell_write_eld], HDMI audio: eld vld status=0x00000005
>[  445.943270] [drm:haswell_write_eld], HDMI audio: audio conf: 0x0070fa60
>[  445.943273] [drm:haswell_write_eld], ELD on pipe A
>[  445.943279] [drm:haswell_write_eld], port num:0
>[  445.943282] [drm:haswell_write_eld], ELD size 7
>[  445.943451] [drm:ilk_check_wm], WM1: enabled
>[  445.943454] [drm:ilk_check_wm], WM2: enabled
>[  445.943456] [drm:ilk_check_wm], WM3: enabled
>[  445.943458] [drm:ilk_check_wm], WM4: enabled
>[  445.943460] [drm:ilk_check_wm], WM0: enabled
>[  445.995260] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  446.047289] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  446.047299] [drm:intel_update_fbc], framebuffer not tiled or fenced, disabling compression
>[  446.065305] [drm:intel_connector_check_state], [CONNECTOR:22:HDMI-A-2]
>[  446.065313] [drm:check_encoder_state], [ENCODER:9:TMDS-9]
>[  446.065316] [drm:check_encoder_state], [ENCODER:17:TMDS-17]
>[  446.065319] [drm:check_encoder_state], [ENCODER:20:TMDS-20]
>[  446.065322] [drm:check_crtc_state], [CRTC:3]
>[  446.065330] [drm:check_crtc_state], [CRTC:5]
>[  446.065333] [drm:check_crtc_state], [CRTC:7]
>[  451.068098] [drm:drm_mode_addfb], [FB:54]
>[  451.152173] [drm:drm_mode_setcrtc], [CRTC:3]
>[  451.152181] [drm:drm_mode_setcrtc], [CONNECTOR:22:HDMI-A-2]
>[  451.152185] [drm:intel_crtc_set_config], [CRTC:3] [FB:54] #connectors=1 (x y) (0 0)
>[  451.152190] [drm:intel_set_config_compute_mode_changes], modes are different, full mode set
>[  451.152193] [drm:drm_mode_debug_printmodeline], Modeline 57:"1024x768" 60 65000 1024 1048 1184 1344 768 771 777 806 0x40 0xa
>[  451.152198] [drm:drm_mode_debug_printmodeline], Modeline 57:"832x624" 75 57284 832 864 928 1152 624 625 628 667 0x40 0xa
>[  451.152202] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:3], mode_changed=1, fb_changed=1
>[  451.152206] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:3]
>[  451.152210] [drm:intel_modeset_affected_pipes], set mode pipe masks: modeset: 1, prepare: 1, disable: 0
>[  451.152215] [drm:connected_sink_compute_bpp], [CONNECTOR:22:HDMI-A-2] checking for sink bpp constrains
>[  451.152224] [drm:intel_hdmi_compute_config], picking bpc to 8 for HDMI output
>[  451.152226] [drm:intel_hdmi_compute_config], forcing pipe bpc to 24 for HDMI
>[  451.152229] [drm:intel_modeset_pipe_config], plane bpp: 18, pipe bpp: 24, dithering: 1
>[  451.152232] [drm:intel_dump_pipe_config], [CRTC:3][modeset] config for pipe A
>[  451.152235] [drm:intel_dump_pipe_config], cpu_transcoder: A
>[  451.152237] [drm:intel_dump_pipe_config], pipe bpp: 24, dithering: 1
>[  451.152239] [drm:intel_dump_pipe_config], fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0
>[  451.152243] [drm:intel_dump_pipe_config], requested mode:
>[  451.152245] [drm:drm_mode_debug_printmodeline], Modeline 0:"832x624" 75 57284 832 864 928 1152 624 625 628 667 0x40 0xa
>[  451.152250] [drm:intel_dump_pipe_config], adjusted mode:
>[  451.152252] [drm:drm_mode_debug_printmodeline], Modeline 0:"832x624" 75 57284 832 864 928 1152 624 625 628 667 0x40 0xa
>[  451.152256] [drm:intel_dump_pipe_config], gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000
>[  451.152259] [drm:intel_dump_pipe_config], pch pfit: pos: 0x00000000, size: 0x00000000, disabled
>[  451.152262] [drm:intel_dump_pipe_config], ips: 1
>[  451.187955] [drm:ilk_check_wm], WM1: enabled
>[  451.187961] [drm:ilk_check_wm], WM2: enabled
>[  451.187963] [drm:ilk_check_wm], WM3: enabled
>[  451.187965] [drm:ilk_check_wm], WM4: enabled
>[  451.187975] [drm:intel_update_fbc], no output, disabling
>[  451.187985] [drm:intel_ddi_put_crtc_pll], Disabling WRPLL 1
>[  451.187988] [drm:intel_ddi_pll_mode_set], Using WRPLL 1 on pipe A
>[  451.190388] [drm:intel_ddi_calculate_wrpll], WRPLL: 57284000Hz refresh rate with p=16, n2=39 r2=23
>[  451.191045] [drm:ironlake_update_plane], Writing base 046C4000 00000000 0 0 1664
>[  451.191053] [drm:intel_edp_psr_match_conditions], PSR disable by flag
>[  451.191058] [drm:intel_crtc_mode_set], [ENCODER:20:TMDS-20] set [MODE:0:832x624]
>[  451.191061] [drm:intel_ddi_mode_set], Preparing DDI mode on port C, pipe A
>[  451.191063] [drm:intel_ddi_mode_set], HDMI audio on pipe A on DDI
>[  451.191065] [drm:intel_ddi_mode_set], HDMI audio: write eld information
>[  451.191068] [drm:intel_write_eld], ELD on [CONNECTOR:22:HDMI-A-2], [ENCODER:20:TMDS-20]
>[  451.191072] [drm:haswell_write_eld], HDMI: Haswell Audio initialize....
>[  451.191074] [drm:haswell_write_eld], HDMI audio: enable codec
>[  451.242978] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  451.242984] [drm:haswell_write_eld], HDMI audio: pin eld vld status=0x00000004
>[  451.242988] [drm:haswell_write_eld], HDMI audio: eld vld status=0x00000005
>[  451.242990] [drm:haswell_write_eld], HDMI audio: audio conf: 0x0070fa60
>[  451.242993] [drm:haswell_write_eld], ELD on pipe A
>[  451.242999] [drm:haswell_write_eld], port num:0
>[  451.243001] [drm:haswell_write_eld], ELD size 7
>[  451.243170] [drm:ilk_check_wm], WM1: enabled
>[  451.243173] [drm:ilk_check_wm], WM2: enabled
>[  451.243175] [drm:ilk_check_wm], WM3: enabled
>[  451.243177] [drm:ilk_check_wm], WM4: enabled
>[  451.243179] [drm:ilk_check_wm], WM0: enabled
>[  451.295003] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  451.347031] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  451.347042] [drm:intel_update_fbc], framebuffer not tiled or fenced, disabling compression
>[  451.361000] [drm:intel_connector_check_state], [CONNECTOR:22:HDMI-A-2]
>[  451.361007] [drm:check_encoder_state], [ENCODER:9:TMDS-9]
>[  451.361010] [drm:check_encoder_state], [ENCODER:17:TMDS-17]
>[  451.361013] [drm:check_encoder_state], [ENCODER:20:TMDS-20]
>[  451.361016] [drm:check_crtc_state], [CRTC:3]
>[  451.361024] [drm:check_crtc_state], [CRTC:5]
>[  451.361027] [drm:check_crtc_state], [CRTC:7]
>[  456.363795] [drm:drm_mode_addfb], [FB:53]
>[  456.446783] [drm:drm_mode_setcrtc], [CRTC:3]
>[  456.446791] [drm:drm_mode_setcrtc], [CONNECTOR:22:HDMI-A-2]
>[  456.446795] [drm:intel_crtc_set_config], [CRTC:3] [FB:53] #connectors=1 (x y) (0 0)
>[  456.446800] [drm:intel_set_config_compute_mode_changes], modes are different, full mode set
>[  456.446803] [drm:drm_mode_debug_printmodeline], Modeline 57:"832x624" 75 57284 832 864 928 1152 624 625 628 667 0x40 0xa
>[  456.446808] [drm:drm_mode_debug_printmodeline], Modeline 57:"800x600" 75 49500 800 816 896 1056 600 601 604 625 0x40 0x5
>[  456.446812] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:3], mode_changed=1, fb_changed=1
>[  456.446816] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:3]
>[  456.446820] [drm:intel_modeset_affected_pipes], set mode pipe masks: modeset: 1, prepare: 1, disable: 0
>[  456.446825] [drm:connected_sink_compute_bpp], [CONNECTOR:22:HDMI-A-2] checking for sink bpp constrains
>[  456.446834] [drm:intel_hdmi_compute_config], picking bpc to 8 for HDMI output
>[  456.446836] [drm:intel_hdmi_compute_config], forcing pipe bpc to 24 for HDMI
>[  456.446839] [drm:intel_modeset_pipe_config], plane bpp: 18, pipe bpp: 24, dithering: 1
>[  456.446842] [drm:intel_dump_pipe_config], [CRTC:3][modeset] config for pipe A
>[  456.446845] [drm:intel_dump_pipe_config], cpu_transcoder: A
>[  456.446847] [drm:intel_dump_pipe_config], pipe bpp: 24, dithering: 1
>[  456.446849] [drm:intel_dump_pipe_config], fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0
>[  456.446853] [drm:intel_dump_pipe_config], requested mode:
>[  456.446855] [drm:drm_mode_debug_printmodeline], Modeline 0:"800x600" 75 49500 800 816 896 1056 600 601 604 625 0x40 0x5
>[  456.446859] [drm:intel_dump_pipe_config], adjusted mode:
>[  456.446861] [drm:drm_mode_debug_printmodeline], Modeline 0:"800x600" 75 49500 800 816 896 1056 600 601 604 625 0x40 0x5
>[  456.446866] [drm:intel_dump_pipe_config], gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000
>[  456.446868] [drm:intel_dump_pipe_config], pch pfit: pos: 0x00000000, size: 0x00000000, disabled
>[  456.446871] [drm:intel_dump_pipe_config], ips: 1
>[  456.480690] [drm:ilk_check_wm], WM1: enabled
>[  456.480696] [drm:ilk_check_wm], WM2: enabled
>[  456.480699] [drm:ilk_check_wm], WM3: enabled
>[  456.480701] [drm:ilk_check_wm], WM4: enabled
>[  456.480711] [drm:intel_update_fbc], no output, disabling
>[  456.480720] [drm:intel_ddi_put_crtc_pll], Disabling WRPLL 1
>[  456.480723] [drm:intel_ddi_pll_mode_set], Using WRPLL 1 on pipe A
>[  456.482747] [drm:intel_ddi_calculate_wrpll], WRPLL: 49500000Hz refresh rate with p=16, n2=22 r2=15
>[  456.483351] [drm:ironlake_update_plane], Writing base 047C2000 00000000 0 0 1600
>[  456.483358] [drm:intel_edp_psr_match_conditions], PSR disable by flag
>[  456.483363] [drm:intel_crtc_mode_set], [ENCODER:20:TMDS-20] set [MODE:0:800x600]
>[  456.483366] [drm:intel_ddi_mode_set], Preparing DDI mode on port C, pipe A
>[  456.483368] [drm:intel_ddi_mode_set], HDMI audio on pipe A on DDI
>[  456.483370] [drm:intel_ddi_mode_set], HDMI audio: write eld information
>[  456.483374] [drm:intel_write_eld], ELD on [CONNECTOR:22:HDMI-A-2], [ENCODER:20:TMDS-20]
>[  456.483377] [drm:haswell_write_eld], HDMI: Haswell Audio initialize....
>[  456.483379] [drm:haswell_write_eld], HDMI audio: enable codec
>[  456.534711] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  456.534717] [drm:haswell_write_eld], HDMI audio: pin eld vld status=0x00000004
>[  456.534721] [drm:haswell_write_eld], HDMI audio: eld vld status=0x00000005
>[  456.534724] [drm:haswell_write_eld], HDMI audio: audio conf: 0x0070fa60
>[  456.534726] [drm:haswell_write_eld], ELD on pipe A
>[  456.534733] [drm:haswell_write_eld], port num:0
>[  456.534735] [drm:haswell_write_eld], ELD size 7
>[  456.534904] [drm:ilk_check_wm], WM1: enabled
>[  456.534907] [drm:ilk_check_wm], WM2: enabled
>[  456.534909] [drm:ilk_check_wm], WM3: enabled
>[  456.534911] [drm:ilk_check_wm], WM4: enabled
>[  456.534913] [drm:ilk_check_wm], WM0: enabled
>[  456.586737] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  456.638765] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  456.638776] [drm:intel_update_fbc], framebuffer not tiled or fenced, disabling compression
>[  456.652780] [drm:intel_connector_check_state], [CONNECTOR:22:HDMI-A-2]
>[  456.652787] [drm:check_encoder_state], [ENCODER:9:TMDS-9]
>[  456.652790] [drm:check_encoder_state], [ENCODER:17:TMDS-17]
>[  456.652793] [drm:check_encoder_state], [ENCODER:20:TMDS-20]
>[  456.652796] [drm:check_crtc_state], [CRTC:3]
>[  456.652804] [drm:check_crtc_state], [CRTC:5]
>[  456.652807] [drm:check_crtc_state], [CRTC:7]
>[  461.655571] [drm:drm_mode_addfb], [FB:54]
>[  461.738514] [drm:drm_mode_setcrtc], [CRTC:3]
>[  461.738522] [drm:drm_mode_setcrtc], [CONNECTOR:22:HDMI-A-2]
>[  461.738526] [drm:intel_crtc_set_config], [CRTC:3] [FB:54] #connectors=1 (x y) (0 0)
>[  461.738531] [drm:intel_set_config_compute_mode_changes], modes are different, full mode set
>[  461.738533] [drm:drm_mode_debug_printmodeline], Modeline 57:"800x600" 75 49500 800 816 896 1056 600 601 604 625 0x40 0x5
>[  461.738538] [drm:drm_mode_debug_printmodeline], Modeline 57:"800x600" 72 50000 800 856 976 1040 600 637 643 666 0x40 0x5
>[  461.738543] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:3], mode_changed=1, fb_changed=1
>[  461.738547] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:3]
>[  461.738551] [drm:intel_modeset_affected_pipes], set mode pipe masks: modeset: 1, prepare: 1, disable: 0
>[  461.738556] [drm:connected_sink_compute_bpp], [CONNECTOR:22:HDMI-A-2] checking for sink bpp constrains
>[  461.738565] [drm:intel_hdmi_compute_config], picking bpc to 8 for HDMI output
>[  461.738567] [drm:intel_hdmi_compute_config], forcing pipe bpc to 24 for HDMI
>[  461.738570] [drm:intel_modeset_pipe_config], plane bpp: 18, pipe bpp: 24, dithering: 1
>[  461.738573] [drm:intel_dump_pipe_config], [CRTC:3][modeset] config for pipe A
>[  461.738576] [drm:intel_dump_pipe_config], cpu_transcoder: A
>[  461.738578] [drm:intel_dump_pipe_config], pipe bpp: 24, dithering: 1
>[  461.738580] [drm:intel_dump_pipe_config], fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0
>[  461.738583] [drm:intel_dump_pipe_config], requested mode:
>[  461.738586] [drm:drm_mode_debug_printmodeline], Modeline 0:"800x600" 72 50000 800 856 976 1040 600 637 643 666 0x40 0x5
>[  461.738590] [drm:intel_dump_pipe_config], adjusted mode:
>[  461.738592] [drm:drm_mode_debug_printmodeline], Modeline 0:"800x600" 72 50000 800 856 976 1040 600 637 643 666 0x40 0x5
>[  461.738596] [drm:intel_dump_pipe_config], gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000
>[  461.738599] [drm:intel_dump_pipe_config], pch pfit: pos: 0x00000000, size: 0x00000000, disabled
>[  461.738602] [drm:intel_dump_pipe_config], ips: 1
>[  461.776425] [drm:ilk_check_wm], WM1: enabled
>[  461.776432] [drm:ilk_check_wm], WM2: enabled
>[  461.776434] [drm:ilk_check_wm], WM3: enabled
>[  461.776436] [drm:ilk_check_wm], WM4: enabled
>[  461.776446] [drm:intel_update_fbc], no output, disabling
>[  461.776455] [drm:intel_ddi_put_crtc_pll], Disabling WRPLL 1
>[  461.776458] [drm:intel_ddi_pll_mode_set], Using WRPLL 1 on pipe A
>[  461.778805] [drm:intel_ddi_calculate_wrpll], WRPLL: 50000000Hz refresh rate with p=18, n2=25 r2=15
>[  461.779417] [drm:ironlake_update_plane], Writing base 048AD000 00000000 0 0 1600
>[  461.779427] [drm:intel_edp_psr_match_conditions], PSR disable by flag
>[  461.779434] [drm:intel_crtc_mode_set], [ENCODER:20:TMDS-20] set [MODE:0:800x600]
>[  461.779439] [drm:intel_ddi_mode_set], Preparing DDI mode on port C, pipe A
>[  461.779442] [drm:intel_ddi_mode_set], HDMI audio on pipe A on DDI
>[  461.779445] [drm:intel_ddi_mode_set], HDMI audio: write eld information
>[  461.779451] [drm:intel_write_eld], ELD on [CONNECTOR:22:HDMI-A-2], [ENCODER:20:TMDS-20]
>[  461.779456] [drm:haswell_write_eld], HDMI: Haswell Audio initialize....
>[  461.779459] [drm:haswell_write_eld], HDMI audio: enable codec
>[  461.831447] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  461.831453] [drm:haswell_write_eld], HDMI audio: pin eld vld status=0x00000004
>[  461.831457] [drm:haswell_write_eld], HDMI audio: eld vld status=0x00000005
>[  461.831459] [drm:haswell_write_eld], HDMI audio: audio conf: 0x0070fa60
>[  461.831462] [drm:haswell_write_eld], ELD on pipe A
>[  461.831468] [drm:haswell_write_eld], port num:0
>[  461.831471] [drm:haswell_write_eld], ELD size 7
>[  461.831640] [drm:ilk_check_wm], WM1: enabled
>[  461.831643] [drm:ilk_check_wm], WM2: enabled
>[  461.831645] [drm:ilk_check_wm], WM3: enabled
>[  461.831647] [drm:ilk_check_wm], WM4: enabled
>[  461.831649] [drm:ilk_check_wm], WM0: enabled
>[  461.883473] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  461.935501] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  461.935512] [drm:intel_update_fbc], framebuffer not tiled or fenced, disabling compression
>[  461.949517] [drm:intel_connector_check_state], [CONNECTOR:22:HDMI-A-2]
>[  461.949524] [drm:check_encoder_state], [ENCODER:9:TMDS-9]
>[  461.949527] [drm:check_encoder_state], [ENCODER:17:TMDS-17]
>[  461.949530] [drm:check_encoder_state], [ENCODER:20:TMDS-20]
>[  461.949533] [drm:check_crtc_state], [CRTC:3]
>[  461.949541] [drm:check_crtc_state], [CRTC:5]
>[  461.949544] [drm:check_crtc_state], [CRTC:7]
>[  466.952306] [drm:drm_mode_addfb], [FB:53]
>[  467.035481] [drm:drm_mode_setcrtc], [CRTC:3]
>[  467.035489] [drm:drm_mode_setcrtc], [CONNECTOR:22:HDMI-A-2]
>[  467.035493] [drm:intel_crtc_set_config], [CRTC:3] [FB:53] #connectors=1 (x y) (0 0)
>[  467.035497] [drm:intel_set_config_compute_mode_changes], modes are different, full mode set
>[  467.035500] [drm:drm_mode_debug_printmodeline], Modeline 57:"800x600" 72 50000 800 856 976 1040 600 637 643 666 0x40 0x5
>[  467.035505] [drm:drm_mode_debug_printmodeline], Modeline 57:"800x600" 60 40000 800 840 968 1056 600 601 605 628 0x40 0x5
>[  467.035509] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:3], mode_changed=1, fb_changed=1
>[  467.035513] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:3]
>[  467.035517] [drm:intel_modeset_affected_pipes], set mode pipe masks: modeset: 1, prepare: 1, disable: 0
>[  467.035522] [drm:connected_sink_compute_bpp], [CONNECTOR:22:HDMI-A-2] checking for sink bpp constrains
>[  467.035531] [drm:intel_hdmi_compute_config], picking bpc to 8 for HDMI output
>[  467.035533] [drm:intel_hdmi_compute_config], forcing pipe bpc to 24 for HDMI
>[  467.035536] [drm:intel_modeset_pipe_config], plane bpp: 18, pipe bpp: 24, dithering: 1
>[  467.035539] [drm:intel_dump_pipe_config], [CRTC:3][modeset] config for pipe A
>[  467.035542] [drm:intel_dump_pipe_config], cpu_transcoder: A
>[  467.035544] [drm:intel_dump_pipe_config], pipe bpp: 24, dithering: 1
>[  467.035546] [drm:intel_dump_pipe_config], fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0
>[  467.035550] [drm:intel_dump_pipe_config], requested mode:
>[  467.035552] [drm:drm_mode_debug_printmodeline], Modeline 0:"800x600" 60 40000 800 840 968 1056 600 601 605 628 0x40 0x5
>[  467.035557] [drm:intel_dump_pipe_config], adjusted mode:
>[  467.035559] [drm:drm_mode_debug_printmodeline], Modeline 0:"800x600" 60 40000 800 840 968 1056 600 601 605 628 0x40 0x5
>[  467.035563] [drm:intel_dump_pipe_config], gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000
>[  467.035566] [drm:intel_dump_pipe_config], pch pfit: pos: 0x00000000, size: 0x00000000, disabled
>[  467.035569] [drm:intel_dump_pipe_config], ips: 1
>[  467.065159] [drm:ilk_check_wm], WM1: enabled
>[  467.065165] [drm:ilk_check_wm], WM2: enabled
>[  467.065168] [drm:ilk_check_wm], WM3: enabled
>[  467.065170] [drm:ilk_check_wm], WM4: enabled
>[  467.065180] [drm:intel_update_fbc], no output, disabling
>[  467.065188] [drm:intel_ddi_put_crtc_pll], Disabling WRPLL 1
>[  467.065191] [drm:intel_ddi_pll_mode_set], Using WRPLL 1 on pipe A
>[  467.067217] [drm:intel_ddi_calculate_wrpll], WRPLL: 40000000Hz refresh rate with p=24, n2=32 r2=18
>[  467.067820] [drm:ironlake_update_plane], Writing base 04998000 00000000 0 0 1600
>[  467.067828] [drm:intel_edp_psr_match_conditions], PSR disable by flag
>[  467.067832] [drm:intel_crtc_mode_set], [ENCODER:20:TMDS-20] set [MODE:0:800x600]
>[  467.067835] [drm:intel_ddi_mode_set], Preparing DDI mode on port C, pipe A
>[  467.067837] [drm:intel_ddi_mode_set], HDMI audio on pipe A on DDI
>[  467.067839] [drm:intel_ddi_mode_set], HDMI audio: write eld information
>[  467.067843] [drm:intel_write_eld], ELD on [CONNECTOR:22:HDMI-A-2], [ENCODER:20:TMDS-20]
>[  467.067846] [drm:haswell_write_eld], HDMI: Haswell Audio initialize....
>[  467.067848] [drm:haswell_write_eld], HDMI audio: enable codec
>[  467.119178] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  467.119184] [drm:haswell_write_eld], HDMI audio: pin eld vld status=0x00000004
>[  467.119188] [drm:haswell_write_eld], HDMI audio: eld vld status=0x00000005
>[  467.119190] [drm:haswell_write_eld], HDMI audio: audio conf: 0x0070fa60
>[  467.119193] [drm:haswell_write_eld], ELD on pipe A
>[  467.119200] [drm:haswell_write_eld], port num:0
>[  467.119202] [drm:haswell_write_eld], ELD size 7
>[  467.119371] [drm:ilk_check_wm], WM1: enabled
>[  467.119374] [drm:ilk_check_wm], WM2: enabled
>[  467.119376] [drm:ilk_check_wm], WM3: enabled
>[  467.119378] [drm:ilk_check_wm], WM4: enabled
>[  467.119380] [drm:ilk_check_wm], WM0: enabled
>[  467.171206] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  467.223234] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  467.223245] [drm:intel_update_fbc], framebuffer not tiled or fenced, disabling compression
>[  467.241251] [drm:intel_connector_check_state], [CONNECTOR:22:HDMI-A-2]
>[  467.241258] [drm:check_encoder_state], [ENCODER:9:TMDS-9]
>[  467.241261] [drm:check_encoder_state], [ENCODER:17:TMDS-17]
>[  467.241264] [drm:check_encoder_state], [ENCODER:20:TMDS-20]
>[  467.241267] [drm:check_crtc_state], [CRTC:3]
>[  467.241275] [drm:check_crtc_state], [CRTC:5]
>[  467.241278] [drm:check_crtc_state], [CRTC:7]
>[  472.244054] [drm:drm_mode_addfb], [FB:54]
>[  472.327548] [drm:drm_mode_setcrtc], [CRTC:3]
>[  472.327557] [drm:drm_mode_setcrtc], [CONNECTOR:22:HDMI-A-2]
>[  472.327561] [drm:intel_crtc_set_config], [CRTC:3] [FB:54] #connectors=1 (x y) (0 0)
>[  472.327565] [drm:intel_set_config_compute_mode_changes], modes are different, full mode set
>[  472.327568] [drm:drm_mode_debug_printmodeline], Modeline 57:"800x600" 60 40000 800 840 968 1056 600 601 605 628 0x40 0x5
>[  472.327573] [drm:drm_mode_debug_printmodeline], Modeline 57:"800x600" 56 36000 800 824 896 1024 600 601 603 625 0x40 0x5
>[  472.327578] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:3], mode_changed=1, fb_changed=1
>[  472.327582] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:3]
>[  472.327586] [drm:intel_modeset_affected_pipes], set mode pipe masks: modeset: 1, prepare: 1, disable: 0
>[  472.327590] [drm:connected_sink_compute_bpp], [CONNECTOR:22:HDMI-A-2] checking for sink bpp constrains
>[  472.327599] [drm:intel_hdmi_compute_config], picking bpc to 8 for HDMI output
>[  472.327601] [drm:intel_hdmi_compute_config], forcing pipe bpc to 24 for HDMI
>[  472.327604] [drm:intel_modeset_pipe_config], plane bpp: 18, pipe bpp: 24, dithering: 1
>[  472.327607] [drm:intel_dump_pipe_config], [CRTC:3][modeset] config for pipe A
>[  472.327610] [drm:intel_dump_pipe_config], cpu_transcoder: A
>[  472.327612] [drm:intel_dump_pipe_config], pipe bpp: 24, dithering: 1
>[  472.327615] [drm:intel_dump_pipe_config], fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0
>[  472.327618] [drm:intel_dump_pipe_config], requested mode:
>[  472.327620] [drm:drm_mode_debug_printmodeline], Modeline 0:"800x600" 56 36000 800 824 896 1024 600 601 603 625 0x40 0x5
>[  472.327625] [drm:intel_dump_pipe_config], adjusted mode:
>[  472.327627] [drm:drm_mode_debug_printmodeline], Modeline 0:"800x600" 56 36000 800 824 896 1024 600 601 603 625 0x40 0x5
>[  472.327631] [drm:intel_dump_pipe_config], gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000
>[  472.327634] [drm:intel_dump_pipe_config], pch pfit: pos: 0x00000000, size: 0x00000000, disabled
>[  472.327637] [drm:intel_dump_pipe_config], ips: 1
>[  472.366898] [drm:ilk_check_wm], WM1: enabled
>[  472.366905] [drm:ilk_check_wm], WM2: enabled
>[  472.366907] [drm:ilk_check_wm], WM3: enabled
>[  472.366909] [drm:ilk_check_wm], WM4: enabled
>[  472.366919] [drm:intel_update_fbc], no output, disabling
>[  472.366928] [drm:intel_ddi_put_crtc_pll], Disabling WRPLL 1
>[  472.366931] [drm:intel_ddi_pll_mode_set], Using WRPLL 1 on pipe A
>[  472.369000] [drm:intel_ddi_calculate_wrpll], WRPLL: 36000000Hz refresh rate with p=26, n2=26 r2=15
>[  472.369603] [drm:ironlake_update_plane], Writing base 04A83000 00000000 0 0 1600
>[  472.369610] [drm:intel_edp_psr_match_conditions], PSR disable by flag
>[  472.369614] [drm:intel_crtc_mode_set], [ENCODER:20:TMDS-20] set [MODE:0:800x600]
>[  472.369618] [drm:intel_ddi_mode_set], Preparing DDI mode on port C, pipe A
>[  472.369620] [drm:intel_ddi_mode_set], HDMI audio on pipe A on DDI
>[  472.369622] [drm:intel_ddi_mode_set], HDMI audio: write eld information
>[  472.369626] [drm:intel_write_eld], ELD on [CONNECTOR:22:HDMI-A-2], [ENCODER:20:TMDS-20]
>[  472.369629] [drm:haswell_write_eld], HDMI: Haswell Audio initialize....
>[  472.369631] [drm:haswell_write_eld], HDMI audio: enable codec
>[  472.420911] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  472.420917] [drm:haswell_write_eld], HDMI audio: pin eld vld status=0x00000004
>[  472.420922] [drm:haswell_write_eld], HDMI audio: eld vld status=0x00000005
>[  472.420924] [drm:haswell_write_eld], HDMI audio: audio conf: 0x0070fa60
>[  472.420927] [drm:haswell_write_eld], ELD on pipe A
>[  472.420933] [drm:haswell_write_eld], port num:0
>[  472.420935] [drm:haswell_write_eld], ELD size 7
>[  472.421104] [drm:ilk_check_wm], WM1: enabled
>[  472.421107] [drm:ilk_check_wm], WM2: enabled
>[  472.421109] [drm:ilk_check_wm], WM3: enabled
>[  472.421111] [drm:ilk_check_wm], WM4: enabled
>[  472.421113] [drm:ilk_check_wm], WM0: enabled
>[  472.472944] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  472.524973] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  472.524983] [drm:intel_update_fbc], framebuffer not tiled or fenced, disabling compression
>[  472.542926] [drm:intel_connector_check_state], [CONNECTOR:22:HDMI-A-2]
>[  472.542934] [drm:check_encoder_state], [ENCODER:9:TMDS-9]
>[  472.542937] [drm:check_encoder_state], [ENCODER:17:TMDS-17]
>[  472.542940] [drm:check_encoder_state], [ENCODER:20:TMDS-20]
>[  472.542943] [drm:check_crtc_state], [CRTC:3]
>[  472.542950] [drm:check_crtc_state], [CRTC:5]
>[  472.542954] [drm:check_crtc_state], [CRTC:7]
>[  477.545710] [drm:drm_mode_addfb], [FB:53]
>[  477.621697] [drm:drm_mode_setcrtc], [CRTC:3]
>[  477.621706] [drm:drm_mode_setcrtc], [CONNECTOR:22:HDMI-A-2]
>[  477.621710] [drm:intel_crtc_set_config], [CRTC:3] [FB:53] #connectors=1 (x y) (0 0)
>[  477.621714] [drm:intel_set_config_compute_mode_changes], modes are different, full mode set
>[  477.621716] [drm:drm_mode_debug_printmodeline], Modeline 57:"800x600" 56 36000 800 824 896 1024 600 601 603 625 0x40 0x5
>[  477.621721] [drm:drm_mode_debug_printmodeline], Modeline 57:"720x576" 50 27000 720 732 796 864 576 581 586 625 0x40 0xa
>[  477.621725] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:3], mode_changed=1, fb_changed=1
>[  477.621728] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:3]
>[  477.621732] [drm:intel_modeset_affected_pipes], set mode pipe masks: modeset: 1, prepare: 1, disable: 0
>[  477.621736] [drm:connected_sink_compute_bpp], [CONNECTOR:22:HDMI-A-2] checking for sink bpp constrains
>[  477.621742] [drm:intel_hdmi_compute_config], picking bpc to 8 for HDMI output
>[  477.621744] [drm:intel_hdmi_compute_config], forcing pipe bpc to 24 for HDMI
>[  477.621746] [drm:intel_modeset_pipe_config], plane bpp: 18, pipe bpp: 24, dithering: 1
>[  477.621749] [drm:intel_dump_pipe_config], [CRTC:3][modeset] config for pipe A
>[  477.621751] [drm:intel_dump_pipe_config], cpu_transcoder: A
>[  477.621753] [drm:intel_dump_pipe_config], pipe bpp: 24, dithering: 1
>[  477.621755] [drm:intel_dump_pipe_config], fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0
>[  477.621758] [drm:intel_dump_pipe_config], requested mode:
>[  477.621760] [drm:drm_mode_debug_printmodeline], Modeline 0:"720x576" 50 27000 720 732 796 864 576 581 586 625 0x40 0xa
>[  477.621763] [drm:intel_dump_pipe_config], adjusted mode:
>[  477.621765] [drm:drm_mode_debug_printmodeline], Modeline 0:"720x576" 50 27000 720 732 796 864 576 581 586 625 0x40 0xa
>[  477.621768] [drm:intel_dump_pipe_config], gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000
>[  477.621771] [drm:intel_dump_pipe_config], pch pfit: pos: 0x00000000, size: 0x00000000, disabled
>[  477.621773] [drm:intel_dump_pipe_config], ips: 1
>[  477.665634] [drm:ilk_check_wm], WM1: enabled
>[  477.665641] [drm:ilk_check_wm], WM2: enabled
>[  477.665643] [drm:ilk_check_wm], WM3: enabled
>[  477.665645] [drm:ilk_check_wm], WM4: enabled
>[  477.665655] [drm:intel_update_fbc], no output, disabling
>[  477.665664] [drm:intel_ddi_put_crtc_pll], Disabling WRPLL 1
>[  477.665667] [drm:intel_ddi_pll_mode_set], Using WRPLL 1 on pipe A
>[  477.667753] [drm:intel_ddi_calculate_wrpll], WRPLL: 27000000Hz refresh rate with p=30, n2=21 r2=14
>[  477.668290] [drm:ironlake_update_plane], Writing base 04B6E000 00000000 0 0 1472
>[  477.668298] [drm:intel_edp_psr_match_conditions], PSR disable by flag
>[  477.668302] [drm:intel_crtc_mode_set], [ENCODER:20:TMDS-20] set [MODE:0:720x576]
>[  477.668305] [drm:intel_ddi_mode_set], Preparing DDI mode on port C, pipe A
>[  477.668308] [drm:intel_ddi_mode_set], HDMI audio on pipe A on DDI
>[  477.668310] [drm:intel_ddi_mode_set], HDMI audio: write eld information
>[  477.668314] [drm:intel_write_eld], ELD on [CONNECTOR:22:HDMI-A-2], [ENCODER:20:TMDS-20]
>[  477.668317] [drm:haswell_write_eld], HDMI: Haswell Audio initialize....
>[  477.668319] [drm:haswell_write_eld], HDMI audio: enable codec
>[  477.719655] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  477.719661] [drm:haswell_write_eld], HDMI audio: pin eld vld status=0x00000004
>[  477.719665] [drm:haswell_write_eld], HDMI audio: eld vld status=0x00000005
>[  477.719668] [drm:haswell_write_eld], HDMI audio: audio conf: 0x0070fa60
>[  477.719670] [drm:haswell_write_eld], ELD on pipe A
>[  477.719677] [drm:haswell_write_eld], port num:0
>[  477.719679] [drm:haswell_write_eld], ELD size 7
>[  477.719844] [drm:ilk_check_wm], WM1: enabled
>[  477.719847] [drm:ilk_check_wm], WM2: enabled
>[  477.719849] [drm:ilk_check_wm], WM3: enabled
>[  477.719851] [drm:ilk_check_wm], WM4: enabled
>[  477.719853] [drm:ilk_check_wm], WM0: enabled
>[  477.771682] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  477.823710] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  477.823720] [drm:intel_update_fbc], framebuffer not tiled or fenced, disabling compression
>[  477.845728] [drm:intel_connector_check_state], [CONNECTOR:22:HDMI-A-2]
>[  477.845735] [drm:check_encoder_state], [ENCODER:9:TMDS-9]
>[  477.845738] [drm:check_encoder_state], [ENCODER:17:TMDS-17]
>[  477.845741] [drm:check_encoder_state], [ENCODER:20:TMDS-20]
>[  477.845745] [drm:check_crtc_state], [CRTC:3]
>[  477.845753] [drm:check_crtc_state], [CRTC:5]
>[  477.845756] [drm:check_crtc_state], [CRTC:7]
>[  477.863836] [drm:ivybridge_set_fifo_underrun_reporting], uncleared fifo underrun on pipe A
>[  477.863843] [drm:ivb_err_int_handler], Pipe A FIFO underrun
>[  482.848509] [drm:drm_mode_addfb], [FB:54]
>[  482.913367] [drm:drm_mode_setcrtc], [CRTC:3]
>[  482.913376] [drm:drm_mode_setcrtc], [CONNECTOR:22:HDMI-A-2]
>[  482.913379] [drm:intel_crtc_set_config], [CRTC:3] [FB:54] #connectors=1 (x y) (0 0)
>[  482.913384] [drm:intel_set_config_compute_mode_changes], modes are different, full mode set
>[  482.913386] [drm:drm_mode_debug_printmodeline], Modeline 57:"720x576" 50 27000 720 732 796 864 576 581 586 625 0x40 0xa
>[  482.913390] [drm:drm_mode_debug_printmodeline], Modeline 57:"720x480" 60 27027 720 736 798 858 480 489 495 525 0x40 0xa
>[  482.913394] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:3], mode_changed=1, fb_changed=1
>[  482.913398] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:3]
>[  482.913401] [drm:intel_modeset_affected_pipes], set mode pipe masks: modeset: 1, prepare: 1, disable: 0
>[  482.913405] [drm:connected_sink_compute_bpp], [CONNECTOR:22:HDMI-A-2] checking for sink bpp constrains
>[  482.913410] [drm:intel_hdmi_compute_config], picking bpc to 8 for HDMI output
>[  482.913412] [drm:intel_hdmi_compute_config], forcing pipe bpc to 24 for HDMI
>[  482.913414] [drm:intel_modeset_pipe_config], plane bpp: 18, pipe bpp: 24, dithering: 1
>[  482.913417] [drm:intel_dump_pipe_config], [CRTC:3][modeset] config for pipe A
>[  482.913419] [drm:intel_dump_pipe_config], cpu_transcoder: A
>[  482.913421] [drm:intel_dump_pipe_config], pipe bpp: 24, dithering: 1
>[  482.913423] [drm:intel_dump_pipe_config], fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0
>[  482.913426] [drm:intel_dump_pipe_config], requested mode:
>[  482.913428] [drm:drm_mode_debug_printmodeline], Modeline 0:"720x480" 60 27027 720 736 798 858 480 489 495 525 0x40 0xa
>[  482.913432] [drm:intel_dump_pipe_config], adjusted mode:
>[  482.913434] [drm:drm_mode_debug_printmodeline], Modeline 0:"720x480" 60 27027 720 736 798 858 480 489 495 525 0x40 0xa
>[  482.913437] [drm:intel_dump_pipe_config], gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000
>[  482.913440] [drm:intel_dump_pipe_config], pch pfit: pos: 0x00000000, size: 0x00000000, disabled
>[  482.913442] [drm:intel_dump_pipe_config], ips: 1
>[  482.967377] [drm:ilk_check_wm], WM1: enabled
>[  482.967383] [drm:ilk_check_wm], WM2: enabled
>[  482.967386] [drm:ilk_check_wm], WM3: enabled
>[  482.967388] [drm:ilk_check_wm], WM4: enabled
>[  482.967398] [drm:intel_update_fbc], no output, disabling
>[  482.967406] [drm:intel_ddi_put_crtc_pll], Disabling WRPLL 1
>[  482.967409] [drm:intel_ddi_pll_mode_set], Using WRPLL 1 on pipe A
>[  482.970285] [drm:intel_ddi_calculate_wrpll], WRPLL: 27027000Hz refresh rate with p=18, n2=100 r2=111
>[  482.970743] [drm:ironlake_update_plane], Writing base 04C3D000 00000000 0 0 1472
>[  482.970750] [drm:intel_edp_psr_match_conditions], PSR disable by flag
>[  482.970754] [drm:intel_crtc_mode_set], [ENCODER:20:TMDS-20] set [MODE:0:720x480]
>[  482.970758] [drm:intel_ddi_mode_set], Preparing DDI mode on port C, pipe A
>[  482.970760] [drm:intel_ddi_mode_set], HDMI audio on pipe A on DDI
>[  482.970762] [drm:intel_ddi_mode_set], HDMI audio: write eld information
>[  482.970766] [drm:intel_write_eld], ELD on [CONNECTOR:22:HDMI-A-2], [ENCODER:20:TMDS-20]
>[  482.970769] [drm:haswell_write_eld], HDMI: Haswell Audio initialize....
>[  482.970771] [drm:haswell_write_eld], HDMI audio: enable codec
>[  483.022395] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  483.022401] [drm:haswell_write_eld], HDMI audio: pin eld vld status=0x00000004
>[  483.022405] [drm:haswell_write_eld], HDMI audio: eld vld status=0x00000005
>[  483.022408] [drm:haswell_write_eld], HDMI audio: audio conf: 0x0070fa60
>[  483.022410] [drm:haswell_write_eld], ELD on pipe A
>[  483.022417] [drm:haswell_write_eld], port num:0
>[  483.022419] [drm:haswell_write_eld], ELD size 7
>[  483.022584] [drm:ilk_check_wm], WM1: enabled
>[  483.022587] [drm:ilk_check_wm], WM2: enabled
>[  483.022589] [drm:ilk_check_wm], WM3: enabled
>[  483.022591] [drm:ilk_check_wm], WM4: enabled
>[  483.022594] [drm:ilk_check_wm], WM0: enabled
>[  483.074423] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  483.126449] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  483.126459] [drm:intel_update_fbc], framebuffer not tiled or fenced, disabling compression
>[  483.144464] [drm:intel_connector_check_state], [CONNECTOR:22:HDMI-A-2]
>[  483.144471] [drm:check_encoder_state], [ENCODER:9:TMDS-9]
>[  483.144475] [drm:check_encoder_state], [ENCODER:17:TMDS-17]
>[  483.144477] [drm:check_encoder_state], [ENCODER:20:TMDS-20]
>[  483.144480] [drm:check_crtc_state], [CRTC:3]
>[  483.144488] [drm:check_crtc_state], [CRTC:5]
>[  483.144491] [drm:check_crtc_state], [CRTC:7]
>[  488.147254] [drm:drm_mode_addfb], [FB:53]
>[  488.211996] [drm:drm_mode_setcrtc], [CRTC:3]
>[  488.212005] [drm:drm_mode_setcrtc], [CONNECTOR:22:HDMI-A-2]
>[  488.212008] [drm:intel_crtc_set_config], [CRTC:3] [FB:53] #connectors=1 (x y) (0 0)
>[  488.212013] [drm:intel_set_config_compute_mode_changes], modes are different, full mode set
>[  488.212015] [drm:drm_mode_debug_printmodeline], Modeline 57:"720x480" 60 27027 720 736 798 858 480 489 495 525 0x40 0xa
>[  488.212019] [drm:drm_mode_debug_printmodeline], Modeline 57:"720x480" 60 27000 720 736 798 858 480 489 495 525 0x40 0xa
>[  488.212023] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:3], mode_changed=1, fb_changed=1
>[  488.212027] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:3]
>[  488.212031] [drm:intel_modeset_affected_pipes], set mode pipe masks: modeset: 1, prepare: 1, disable: 0
>[  488.212035] [drm:connected_sink_compute_bpp], [CONNECTOR:22:HDMI-A-2] checking for sink bpp constrains
>[  488.212039] [drm:intel_hdmi_compute_config], picking bpc to 8 for HDMI output
>[  488.212041] [drm:intel_hdmi_compute_config], forcing pipe bpc to 24 for HDMI
>[  488.212044] [drm:intel_modeset_pipe_config], plane bpp: 18, pipe bpp: 24, dithering: 1
>[  488.212047] [drm:intel_dump_pipe_config], [CRTC:3][modeset] config for pipe A
>[  488.212049] [drm:intel_dump_pipe_config], cpu_transcoder: A
>[  488.212051] [drm:intel_dump_pipe_config], pipe bpp: 24, dithering: 1
>[  488.212053] [drm:intel_dump_pipe_config], fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0
>[  488.212056] [drm:intel_dump_pipe_config], requested mode:
>[  488.212058] [drm:drm_mode_debug_printmodeline], Modeline 0:"720x480" 60 27000 720 736 798 858 480 489 495 525 0x40 0xa
>[  488.212061] [drm:intel_dump_pipe_config], adjusted mode:
>[  488.212063] [drm:drm_mode_debug_printmodeline], Modeline 0:"720x480" 60 27000 720 736 798 858 480 489 495 525 0x40 0xa
>[  488.212066] [drm:intel_dump_pipe_config], gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000
>[  488.212069] [drm:intel_dump_pipe_config], pch pfit: pos: 0x00000000, size: 0x00000000, disabled
>[  488.212072] [drm:intel_dump_pipe_config], ips: 1
>[  488.246109] [drm:ilk_check_wm], WM1: enabled
>[  488.246114] [drm:ilk_check_wm], WM2: enabled
>[  488.246117] [drm:ilk_check_wm], WM3: enabled
>[  488.246119] [drm:ilk_check_wm], WM4: enabled
>[  488.246129] [drm:intel_update_fbc], no output, disabling
>[  488.246138] [drm:intel_ddi_put_crtc_pll], Disabling WRPLL 1
>[  488.246141] [drm:intel_ddi_pll_mode_set], Using WRPLL 1 on pipe A
>[  488.248251] [drm:intel_ddi_calculate_wrpll], WRPLL: 27000000Hz refresh rate with p=30, n2=21 r2=14
>[  488.248709] [drm:ironlake_update_plane], Writing base 04CEA000 00000000 0 0 1472
>[  488.248716] [drm:intel_edp_psr_match_conditions], PSR disable by flag
>[  488.248720] [drm:intel_crtc_mode_set], [ENCODER:20:TMDS-20] set [MODE:0:720x480]
>[  488.248724] [drm:intel_ddi_mode_set], Preparing DDI mode on port C, pipe A
>[  488.248726] [drm:intel_ddi_mode_set], HDMI audio on pipe A on DDI
>[  488.248728] [drm:intel_ddi_mode_set], HDMI audio: write eld information
>[  488.248732] [drm:intel_write_eld], ELD on [CONNECTOR:22:HDMI-A-2], [ENCODER:20:TMDS-20]
>[  488.248735] [drm:haswell_write_eld], HDMI: Haswell Audio initialize....
>[  488.248737] [drm:haswell_write_eld], HDMI audio: enable codec
>[  488.300115] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  488.300121] [drm:haswell_write_eld], HDMI audio: pin eld vld status=0x00000004
>[  488.300125] [drm:haswell_write_eld], HDMI audio: eld vld status=0x00000005
>[  488.300128] [drm:haswell_write_eld], HDMI audio: audio conf: 0x0070fa60
>[  488.300131] [drm:haswell_write_eld], ELD on pipe A
>[  488.300137] [drm:haswell_write_eld], port num:0
>[  488.300139] [drm:haswell_write_eld], ELD size 7
>[  488.300303] [drm:ilk_check_wm], WM1: enabled
>[  488.300306] [drm:ilk_check_wm], WM2: enabled
>[  488.300308] [drm:ilk_check_wm], WM3: enabled
>[  488.300310] [drm:ilk_check_wm], WM4: enabled
>[  488.300313] [drm:ilk_check_wm], WM0: enabled
>[  488.352142] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  488.404175] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  488.404185] [drm:intel_update_fbc], framebuffer not tiled or fenced, disabling compression
>[  488.422192] [drm:intel_connector_check_state], [CONNECTOR:22:HDMI-A-2]
>[  488.422199] [drm:check_encoder_state], [ENCODER:9:TMDS-9]
>[  488.422202] [drm:check_encoder_state], [ENCODER:17:TMDS-17]
>[  488.422205] [drm:check_encoder_state], [ENCODER:20:TMDS-20]
>[  488.422208] [drm:check_crtc_state], [CRTC:3]
>[  488.422216] [drm:check_crtc_state], [CRTC:5]
>[  488.422218] [drm:check_crtc_state], [CRTC:7]
>[  488.437676] [drm:ivybridge_set_fifo_underrun_reporting], uncleared fifo underrun on pipe A
>[  488.437683] [drm:ivb_err_int_handler], Pipe A FIFO underrun
>[  493.424978] [drm:drm_mode_addfb], [FB:54]
>[  493.487335] [drm:drm_mode_setcrtc], [CRTC:3]
>[  493.487344] [drm:drm_mode_setcrtc], [CONNECTOR:22:HDMI-A-2]
>[  493.487348] [drm:intel_crtc_set_config], [CRTC:3] [FB:54] #connectors=1 (x y) (0 0)
>[  493.487352] [drm:intel_set_config_compute_mode_changes], modes are different, full mode set
>[  493.487354] [drm:drm_mode_debug_printmodeline], Modeline 57:"720x480" 60 27000 720 736 798 858 480 489 495 525 0x40 0xa
>[  493.487359] [drm:drm_mode_debug_printmodeline], Modeline 57:"640x480" 75 31500 640 656 720 840 480 481 484 500 0x40 0xa
>[  493.487363] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:3], mode_changed=1, fb_changed=1
>[  493.487366] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:3]
>[  493.487370] [drm:intel_modeset_affected_pipes], set mode pipe masks: modeset: 1, prepare: 1, disable: 0
>[  493.487374] [drm:connected_sink_compute_bpp], [CONNECTOR:22:HDMI-A-2] checking for sink bpp constrains
>[  493.487383] [drm:intel_hdmi_compute_config], picking bpc to 8 for HDMI output
>[  493.487385] [drm:intel_hdmi_compute_config], forcing pipe bpc to 24 for HDMI
>[  493.487387] [drm:intel_modeset_pipe_config], plane bpp: 18, pipe bpp: 24, dithering: 1
>[  493.487390] [drm:intel_dump_pipe_config], [CRTC:3][modeset] config for pipe A
>[  493.487392] [drm:intel_dump_pipe_config], cpu_transcoder: A
>[  493.487394] [drm:intel_dump_pipe_config], pipe bpp: 24, dithering: 1
>[  493.487396] [drm:intel_dump_pipe_config], fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0
>[  493.487399] [drm:intel_dump_pipe_config], requested mode:
>[  493.487401] [drm:drm_mode_debug_printmodeline], Modeline 0:"640x480" 75 31500 640 656 720 840 480 481 484 500 0x40 0xa
>[  493.487405] [drm:intel_dump_pipe_config], adjusted mode:
>[  493.487406] [drm:drm_mode_debug_printmodeline], Modeline 0:"640x480" 75 31500 640 656 720 840 480 481 484 500 0x40 0xa
>[  493.487410] [drm:intel_dump_pipe_config], gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000
>[  493.487412] [drm:intel_dump_pipe_config], pch pfit: pos: 0x00000000, size: 0x00000000, disabled
>[  493.487415] [drm:intel_dump_pipe_config], ips: 1
>[  493.528836] [drm:ilk_check_wm], WM1: enabled
>[  493.528843] [drm:ilk_check_wm], WM2: enabled
>[  493.528845] [drm:ilk_check_wm], WM3: enabled
>[  493.528847] [drm:ilk_check_wm], WM4: enabled
>[  493.528858] [drm:intel_update_fbc], no output, disabling
>[  493.528866] [drm:intel_ddi_put_crtc_pll], Disabling WRPLL 1
>[  493.528869] [drm:intel_ddi_pll_mode_set], Using WRPLL 1 on pipe A
>[  493.530943] [drm:intel_ddi_calculate_wrpll], WRPLL: 31500000Hz refresh rate with p=30, n2=28 r2=16
>[  493.531346] [drm:ironlake_update_plane], Writing base 04D97000 00000000 0 0 1280
>[  493.531353] [drm:intel_edp_psr_match_conditions], PSR disable by flag
>[  493.531357] [drm:intel_crtc_mode_set], [ENCODER:20:TMDS-20] set [MODE:0:640x480]
>[  493.531360] [drm:intel_ddi_mode_set], Preparing DDI mode on port C, pipe A
>[  493.531363] [drm:intel_ddi_mode_set], HDMI audio on pipe A on DDI
>[  493.531365] [drm:intel_ddi_mode_set], HDMI audio: write eld information
>[  493.531368] [drm:intel_write_eld], ELD on [CONNECTOR:22:HDMI-A-2], [ENCODER:20:TMDS-20]
>[  493.531371] [drm:haswell_write_eld], HDMI: Haswell Audio initialize....
>[  493.531373] [drm:haswell_write_eld], HDMI audio: enable codec
>[  493.582851] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  493.582857] [drm:haswell_write_eld], HDMI audio: pin eld vld status=0x00000004
>[  493.582861] [drm:haswell_write_eld], HDMI audio: eld vld status=0x00000005
>[  493.582864] [drm:haswell_write_eld], HDMI audio: audio conf: 0x0070fa60
>[  493.582866] [drm:haswell_write_eld], ELD on pipe A
>[  493.582873] [drm:haswell_write_eld], port num:0
>[  493.582875] [drm:haswell_write_eld], ELD size 7
>[  493.583046] [drm:ilk_check_wm], WM1: enabled
>[  493.583049] [drm:ilk_check_wm], WM2: enabled
>[  493.583051] [drm:ilk_check_wm], WM3: enabled
>[  493.583053] [drm:ilk_check_wm], WM4: enabled
>[  493.583056] [drm:ilk_check_wm], WM0: enabled
>[  493.634878] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  493.686903] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  493.686913] [drm:intel_update_fbc], framebuffer not tiled or fenced, disabling compression
>[  493.700919] [drm:intel_connector_check_state], [CONNECTOR:22:HDMI-A-2]
>[  493.700926] [drm:check_encoder_state], [ENCODER:9:TMDS-9]
>[  493.700929] [drm:check_encoder_state], [ENCODER:17:TMDS-17]
>[  493.700932] [drm:check_encoder_state], [ENCODER:20:TMDS-20]
>[  493.700935] [drm:check_crtc_state], [CRTC:3]
>[  493.700943] [drm:check_crtc_state], [CRTC:5]
>[  493.700946] [drm:check_crtc_state], [CRTC:7]
>[  493.727024] [drm:ivybridge_set_fifo_underrun_reporting], uncleared fifo underrun on pipe A
>[  493.727031] [drm:ivb_err_int_handler], Pipe A FIFO underrun
>[  498.703701] [drm:drm_mode_addfb], [FB:53]
>[  498.766057] [drm:drm_mode_setcrtc], [CRTC:3]
>[  498.766065] [drm:drm_mode_setcrtc], [CONNECTOR:22:HDMI-A-2]
>[  498.766069] [drm:intel_crtc_set_config], [CRTC:3] [FB:53] #connectors=1 (x y) (0 0)
>[  498.766073] [drm:intel_set_config_compute_mode_changes], modes are different, full mode set
>[  498.766076] [drm:drm_mode_debug_printmodeline], Modeline 57:"640x480" 75 31500 640 656 720 840 480 481 484 500 0x40 0xa
>[  498.766080] [drm:drm_mode_debug_printmodeline], Modeline 57:"640x480" 73 31500 640 664 704 832 480 489 491 520 0x40 0xa
>[  498.766084] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:3], mode_changed=1, fb_changed=1
>[  498.766087] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:3]
>[  498.766091] [drm:intel_modeset_affected_pipes], set mode pipe masks: modeset: 1, prepare: 1, disable: 0
>[  498.766095] [drm:connected_sink_compute_bpp], [CONNECTOR:22:HDMI-A-2] checking for sink bpp constrains
>[  498.766104] [drm:intel_hdmi_compute_config], picking bpc to 8 for HDMI output
>[  498.766106] [drm:intel_hdmi_compute_config], forcing pipe bpc to 24 for HDMI
>[  498.766108] [drm:intel_modeset_pipe_config], plane bpp: 18, pipe bpp: 24, dithering: 1
>[  498.766111] [drm:intel_dump_pipe_config], [CRTC:3][modeset] config for pipe A
>[  498.766113] [drm:intel_dump_pipe_config], cpu_transcoder: A
>[  498.766115] [drm:intel_dump_pipe_config], pipe bpp: 24, dithering: 1
>[  498.766117] [drm:intel_dump_pipe_config], fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0
>[  498.766120] [drm:intel_dump_pipe_config], requested mode:
>[  498.766122] [drm:drm_mode_debug_printmodeline], Modeline 0:"640x480" 73 31500 640 664 704 832 480 489 491 520 0x40 0xa
>[  498.766126] [drm:intel_dump_pipe_config], adjusted mode:
>[  498.766127] [drm:drm_mode_debug_printmodeline], Modeline 0:"640x480" 73 31500 640 664 704 832 480 489 491 520 0x40 0xa
>[  498.766131] [drm:intel_dump_pipe_config], gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000
>[  498.766134] [drm:intel_dump_pipe_config], pch pfit: pos: 0x00000000, size: 0x00000000, disabled
>[  498.766136] [drm:intel_dump_pipe_config], ips: 1
>[  498.797554] [drm:ilk_check_wm], WM1: enabled
>[  498.797561] [drm:ilk_check_wm], WM2: enabled
>[  498.797563] [drm:ilk_check_wm], WM3: enabled
>[  498.797565] [drm:ilk_check_wm], WM4: enabled
>[  498.797575] [drm:intel_update_fbc], no output, disabling
>[  498.797584] [drm:intel_ddi_put_crtc_pll], Disabling WRPLL 1
>[  498.797587] [drm:intel_ddi_pll_mode_set], Using WRPLL 1 on pipe A
>[  498.799679] [drm:intel_ddi_calculate_wrpll], WRPLL: 31500000Hz refresh rate with p=30, n2=28 r2=16
>[  498.800082] [drm:ironlake_update_plane], Writing base 04E2D000 00000000 0 0 1280
>[  498.800089] [drm:intel_edp_psr_match_conditions], PSR disable by flag
>[  498.800094] [drm:intel_crtc_mode_set], [ENCODER:20:TMDS-20] set [MODE:0:640x480]
>[  498.800097] [drm:intel_ddi_mode_set], Preparing DDI mode on port C, pipe A
>[  498.800100] [drm:intel_ddi_mode_set], HDMI audio on pipe A on DDI
>[  498.800101] [drm:intel_ddi_mode_set], HDMI audio: write eld information
>[  498.800105] [drm:intel_write_eld], ELD on [CONNECTOR:22:HDMI-A-2], [ENCODER:20:TMDS-20]
>[  498.800108] [drm:haswell_write_eld], HDMI: Haswell Audio initialize....
>[  498.800110] [drm:haswell_write_eld], HDMI audio: enable codec
>[  498.851572] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  498.851578] [drm:haswell_write_eld], HDMI audio: pin eld vld status=0x00000004
>[  498.851582] [drm:haswell_write_eld], HDMI audio: eld vld status=0x00000005
>[  498.851584] [drm:haswell_write_eld], HDMI audio: audio conf: 0x0070fa60
>[  498.851587] [drm:haswell_write_eld], ELD on pipe A
>[  498.851593] [drm:haswell_write_eld], port num:0
>[  498.851595] [drm:haswell_write_eld], ELD size 7
>[  498.851767] [drm:ilk_check_wm], WM1: enabled
>[  498.851769] [drm:ilk_check_wm], WM2: enabled
>[  498.851772] [drm:ilk_check_wm], WM3: enabled
>[  498.851773] [drm:ilk_check_wm], WM4: enabled
>[  498.851776] [drm:ilk_check_wm], WM0: enabled
>[  498.903598] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  498.955625] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  498.955636] [drm:intel_update_fbc], framebuffer not tiled or fenced, disabling compression
>[  498.969580] [drm:intel_connector_check_state], [CONNECTOR:22:HDMI-A-2]
>[  498.969587] [drm:check_encoder_state], [ENCODER:9:TMDS-9]
>[  498.969590] [drm:check_encoder_state], [ENCODER:17:TMDS-17]
>[  498.969592] [drm:check_encoder_state], [ENCODER:20:TMDS-20]
>[  498.969596] [drm:check_crtc_state], [CRTC:3]
>[  498.969603] [drm:check_crtc_state], [CRTC:5]
>[  498.969606] [drm:check_crtc_state], [CRTC:7]
>[  498.996952] [drm:ivybridge_set_fifo_underrun_reporting], uncleared fifo underrun on pipe A
>[  498.996960] [drm:ivb_err_int_handler], Pipe A FIFO underrun
>[  503.972369] [drm:drm_mode_addfb], [FB:54]
>[  504.034857] [drm:drm_mode_setcrtc], [CRTC:3]
>[  504.034865] [drm:drm_mode_setcrtc], [CONNECTOR:22:HDMI-A-2]
>[  504.034869] [drm:intel_crtc_set_config], [CRTC:3] [FB:54] #connectors=1 (x y) (0 0)
>[  504.034873] [drm:intel_set_config_compute_mode_changes], modes are different, full mode set
>[  504.034876] [drm:drm_mode_debug_printmodeline], Modeline 57:"640x480" 73 31500 640 664 704 832 480 489 491 520 0x40 0xa
>[  504.034880] [drm:drm_mode_debug_printmodeline], Modeline 57:"640x480" 67 30240 640 704 768 864 480 483 486 525 0x40 0xa
>[  504.034884] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:3], mode_changed=1, fb_changed=1
>[  504.034888] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:3]
>[  504.034891] [drm:intel_modeset_affected_pipes], set mode pipe masks: modeset: 1, prepare: 1, disable: 0
>[  504.034895] [drm:connected_sink_compute_bpp], [CONNECTOR:22:HDMI-A-2] checking for sink bpp constrains
>[  504.034904] [drm:intel_hdmi_compute_config], picking bpc to 8 for HDMI output
>[  504.034906] [drm:intel_hdmi_compute_config], forcing pipe bpc to 24 for HDMI
>[  504.034909] [drm:intel_modeset_pipe_config], plane bpp: 18, pipe bpp: 24, dithering: 1
>[  504.034911] [drm:intel_dump_pipe_config], [CRTC:3][modeset] config for pipe A
>[  504.034914] [drm:intel_dump_pipe_config], cpu_transcoder: A
>[  504.034916] [drm:intel_dump_pipe_config], pipe bpp: 24, dithering: 1
>[  504.034918] [drm:intel_dump_pipe_config], fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0
>[  504.034921] [drm:intel_dump_pipe_config], requested mode:
>[  504.034923] [drm:drm_mode_debug_printmodeline], Modeline 0:"640x480" 67 30240 640 704 768 864 480 483 486 525 0x40 0xa
>[  504.034927] [drm:intel_dump_pipe_config], adjusted mode:
>[  504.034928] [drm:drm_mode_debug_printmodeline], Modeline 0:"640x480" 67 30240 640 704 768 864 480 483 486 525 0x40 0xa
>[  504.034932] [drm:intel_dump_pipe_config], gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000
>[  504.034935] [drm:intel_dump_pipe_config], pch pfit: pos: 0x00000000, size: 0x00000000, disabled
>[  504.034937] [drm:intel_dump_pipe_config], ips: 1
>[  504.068277] [drm:ilk_check_wm], WM1: enabled
>[  504.068284] [drm:ilk_check_wm], WM2: enabled
>[  504.068286] [drm:ilk_check_wm], WM3: enabled
>[  504.068288] [drm:ilk_check_wm], WM4: enabled
>[  504.068298] [drm:intel_update_fbc], no output, disabling
>[  504.068307] [drm:intel_ddi_put_crtc_pll], Disabling WRPLL 1
>[  504.068310] [drm:intel_ddi_pll_mode_set], Using WRPLL 1 on pipe A
>[  504.070396] [drm:intel_ddi_calculate_wrpll], WRPLL: 30240000Hz refresh rate with p=30, n2=42 r2=25
>[  504.070799] [drm:ironlake_update_plane], Writing base 04EC3000 00000000 0 0 1280
>[  504.070806] [drm:intel_edp_psr_match_conditions], PSR disable by flag
>[  504.070811] [drm:intel_crtc_mode_set], [ENCODER:20:TMDS-20] set [MODE:0:640x480]
>[  504.070814] [drm:intel_ddi_mode_set], Preparing DDI mode on port C, pipe A
>[  504.070816] [drm:intel_ddi_mode_set], HDMI audio on pipe A on DDI
>[  504.070818] [drm:intel_ddi_mode_set], HDMI audio: write eld information
>[  504.070822] [drm:intel_write_eld], ELD on [CONNECTOR:22:HDMI-A-2], [ENCODER:20:TMDS-20]
>[  504.070825] [drm:haswell_write_eld], HDMI: Haswell Audio initialize....
>[  504.070827] [drm:haswell_write_eld], HDMI audio: enable codec
>[  504.122296] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  504.122302] [drm:haswell_write_eld], HDMI audio: pin eld vld status=0x00000004
>[  504.122306] [drm:haswell_write_eld], HDMI audio: eld vld status=0x00000005
>[  504.122308] [drm:haswell_write_eld], HDMI audio: audio conf: 0x0070fa60
>[  504.122311] [drm:haswell_write_eld], ELD on pipe A
>[  504.122317] [drm:haswell_write_eld], port num:0
>[  504.122319] [drm:haswell_write_eld], ELD size 7
>[  504.122490] [drm:ilk_check_wm], WM1: enabled
>[  504.122493] [drm:ilk_check_wm], WM2: enabled
>[  504.122495] [drm:ilk_check_wm], WM3: enabled
>[  504.122497] [drm:ilk_check_wm], WM4: enabled
>[  504.122499] [drm:ilk_check_wm], WM0: enabled
>[  504.174322] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  504.226391] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  504.226401] [drm:intel_update_fbc], framebuffer not tiled or fenced, disabling compression
>[  504.242365] [drm:intel_connector_check_state], [CONNECTOR:22:HDMI-A-2]
>[  504.242372] [drm:check_encoder_state], [ENCODER:9:TMDS-9]
>[  504.242376] [drm:check_encoder_state], [ENCODER:17:TMDS-17]
>[  504.242378] [drm:check_encoder_state], [ENCODER:20:TMDS-20]
>[  504.242381] [drm:check_crtc_state], [CRTC:3]
>[  504.242389] [drm:check_crtc_state], [CRTC:5]
>[  504.242392] [drm:check_crtc_state], [CRTC:7]
>[  504.271520] [drm:ivybridge_set_fifo_underrun_reporting], uncleared fifo underrun on pipe A
>[  504.271527] [drm:ivb_err_int_handler], Pipe A FIFO underrun
>[  509.245157] [drm:drm_mode_addfb], [FB:53]
>[  509.307627] [drm:drm_mode_setcrtc], [CRTC:3]
>[  509.307637] [drm:drm_mode_setcrtc], [CONNECTOR:22:HDMI-A-2]
>[  509.307640] [drm:intel_crtc_set_config], [CRTC:3] [FB:53] #connectors=1 (x y) (0 0)
>[  509.307645] [drm:intel_set_config_compute_mode_changes], modes are different, full mode set
>[  509.307647] [drm:drm_mode_debug_printmodeline], Modeline 57:"640x480" 67 30240 640 704 768 864 480 483 486 525 0x40 0xa
>[  509.307652] [drm:drm_mode_debug_printmodeline], Modeline 57:"640x480" 60 25200 640 656 752 800 480 490 492 525 0x40 0xa
>[  509.307655] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:3], mode_changed=1, fb_changed=1
>[  509.307659] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:3]
>[  509.307662] [drm:intel_modeset_affected_pipes], set mode pipe masks: modeset: 1, prepare: 1, disable: 0
>[  509.307666] [drm:connected_sink_compute_bpp], [CONNECTOR:22:HDMI-A-2] checking for sink bpp constrains
>[  509.307670] [drm:intel_hdmi_compute_config], picking bpc to 8 for HDMI output
>[  509.307672] [drm:intel_hdmi_compute_config], forcing pipe bpc to 24 for HDMI
>[  509.307675] [drm:intel_modeset_pipe_config], plane bpp: 18, pipe bpp: 24, dithering: 1
>[  509.307678] [drm:intel_dump_pipe_config], [CRTC:3][modeset] config for pipe A
>[  509.307680] [drm:intel_dump_pipe_config], cpu_transcoder: A
>[  509.307682] [drm:intel_dump_pipe_config], pipe bpp: 24, dithering: 1
>[  509.307684] [drm:intel_dump_pipe_config], fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0
>[  509.307687] [drm:intel_dump_pipe_config], requested mode:
>[  509.307689] [drm:drm_mode_debug_printmodeline], Modeline 0:"640x480" 60 25200 640 656 752 800 480 490 492 525 0x40 0xa
>[  509.307693] [drm:intel_dump_pipe_config], adjusted mode:
>[  509.307695] [drm:drm_mode_debug_printmodeline], Modeline 0:"640x480" 60 25200 640 656 752 800 480 490 492 525 0x40 0xa
>[  509.307698] [drm:intel_dump_pipe_config], gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000
>[  509.307701] [drm:intel_dump_pipe_config], pch pfit: pos: 0x00000000, size: 0x00000000, disabled
>[  509.307703] [drm:intel_dump_pipe_config], ips: 1
>[  509.345002] [drm:ilk_check_wm], WM1: enabled
>[  509.345008] [drm:ilk_check_wm], WM2: enabled
>[  509.345011] [drm:ilk_check_wm], WM3: enabled
>[  509.345013] [drm:ilk_check_wm], WM4: enabled
>[  509.345023] [drm:intel_update_fbc], no output, disabling
>[  509.345031] [drm:intel_ddi_put_crtc_pll], Disabling WRPLL 1
>[  509.345034] [drm:intel_ddi_pll_mode_set], Using WRPLL 1 on pipe A
>[  509.347097] [drm:intel_ddi_calculate_wrpll], WRPLL: 25200000Hz refresh rate with p=30, n2=21 r2=15
>[  509.347499] [drm:ironlake_update_plane], Writing base 04F59000 00000000 0 0 1280
>[  509.347506] [drm:intel_edp_psr_match_conditions], PSR disable by flag
>[  509.347511] [drm:intel_crtc_mode_set], [ENCODER:20:TMDS-20] set [MODE:0:640x480]
>[  509.347514] [drm:intel_ddi_mode_set], Preparing DDI mode on port C, pipe A
>[  509.347517] [drm:intel_ddi_mode_set], HDMI audio on pipe A on DDI
>[  509.347518] [drm:intel_ddi_mode_set], HDMI audio: write eld information
>[  509.347522] [drm:intel_write_eld], ELD on [CONNECTOR:22:HDMI-A-2], [ENCODER:20:TMDS-20]
>[  509.347525] [drm:haswell_write_eld], HDMI: Haswell Audio initialize....
>[  509.347527] [drm:haswell_write_eld], HDMI audio: enable codec
>[  509.399022] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  509.399028] [drm:haswell_write_eld], HDMI audio: pin eld vld status=0x00000004
>[  509.399032] [drm:haswell_write_eld], HDMI audio: eld vld status=0x00000005
>[  509.399035] [drm:haswell_write_eld], HDMI audio: audio conf: 0x0070fa60
>[  509.399037] [drm:haswell_write_eld], ELD on pipe A
>[  509.399044] [drm:haswell_write_eld], port num:0
>[  509.399046] [drm:haswell_write_eld], ELD size 7
>[  509.399210] [drm:ilk_check_wm], WM1: enabled
>[  509.399213] [drm:ilk_check_wm], WM2: enabled
>[  509.399215] [drm:ilk_check_wm], WM3: enabled
>[  509.399217] [drm:ilk_check_wm], WM4: enabled
>[  509.399220] [drm:ilk_check_wm], WM0: enabled
>[  509.451048] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  509.503076] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  509.503086] [drm:intel_update_fbc], framebuffer not tiled or fenced, disabling compression
>[  509.521092] [drm:intel_connector_check_state], [CONNECTOR:22:HDMI-A-2]
>[  509.521099] [drm:check_encoder_state], [ENCODER:9:TMDS-9]
>[  509.521102] [drm:check_encoder_state], [ENCODER:17:TMDS-17]
>[  509.521105] [drm:check_encoder_state], [ENCODER:20:TMDS-20]
>[  509.521108] [drm:check_crtc_state], [CRTC:3]
>[  509.521116] [drm:check_crtc_state], [CRTC:5]
>[  509.521119] [drm:check_crtc_state], [CRTC:7]
>[  509.553201] [drm:ivybridge_set_fifo_underrun_reporting], uncleared fifo underrun on pipe A
>[  509.553208] [drm:ivb_err_int_handler], Pipe A FIFO underrun
>[  514.523879] [drm:drm_mode_addfb], [FB:54]
>[  514.586445] [drm:drm_mode_setcrtc], [CRTC:3]
>[  514.586454] [drm:drm_mode_setcrtc], [CONNECTOR:22:HDMI-A-2]
>[  514.586458] [drm:intel_crtc_set_config], [CRTC:3] [FB:54] #connectors=1 (x y) (0 0)
>[  514.586462] [drm:intel_set_config_compute_mode_changes], modes are different, full mode set
>[  514.586464] [drm:drm_mode_debug_printmodeline], Modeline 57:"640x480" 60 25200 640 656 752 800 480 490 492 525 0x40 0xa
>[  514.586469] [drm:drm_mode_debug_printmodeline], Modeline 57:"640x480" 60 25175 640 656 752 800 480 490 492 525 0x40 0xa
>[  514.586473] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:3], mode_changed=1, fb_changed=1
>[  514.586476] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:3]
>[  514.586480] [drm:intel_modeset_affected_pipes], set mode pipe masks: modeset: 1, prepare: 1, disable: 0
>[  514.586484] [drm:connected_sink_compute_bpp], [CONNECTOR:22:HDMI-A-2] checking for sink bpp constrains
>[  514.586488] [drm:intel_hdmi_compute_config], picking bpc to 8 for HDMI output
>[  514.586490] [drm:intel_hdmi_compute_config], forcing pipe bpc to 24 for HDMI
>[  514.586492] [drm:intel_modeset_pipe_config], plane bpp: 18, pipe bpp: 24, dithering: 1
>[  514.586495] [drm:intel_dump_pipe_config], [CRTC:3][modeset] config for pipe A
>[  514.586497] [drm:intel_dump_pipe_config], cpu_transcoder: A
>[  514.586499] [drm:intel_dump_pipe_config], pipe bpp: 24, dithering: 1
>[  514.586501] [drm:intel_dump_pipe_config], fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0
>[  514.586504] [drm:intel_dump_pipe_config], requested mode:
>[  514.586506] [drm:drm_mode_debug_printmodeline], Modeline 0:"640x480" 60 25175 640 656 752 800 480 490 492 525 0x40 0xa
>[  514.586510] [drm:intel_dump_pipe_config], adjusted mode:
>[  514.586512] [drm:drm_mode_debug_printmodeline], Modeline 0:"640x480" 60 25175 640 656 752 800 480 490 492 525 0x40 0xa
>[  514.586515] [drm:intel_dump_pipe_config], gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000
>[  514.586518] [drm:intel_dump_pipe_config], pch pfit: pos: 0x00000000, size: 0x00000000, disabled
>[  514.586520] [drm:intel_dump_pipe_config], ips: 1
>[  514.623730] [drm:ilk_check_wm], WM1: enabled
>[  514.623737] [drm:ilk_check_wm], WM2: enabled
>[  514.623739] [drm:ilk_check_wm], WM3: enabled
>[  514.623741] [drm:ilk_check_wm], WM4: enabled
>[  514.623751] [drm:intel_update_fbc], no output, disabling
>[  514.623759] [drm:intel_ddi_put_crtc_pll], Disabling WRPLL 1
>[  514.623762] [drm:intel_ddi_pll_mode_set], Using WRPLL 1 on pipe A
>[  514.626641] [drm:intel_ddi_calculate_wrpll], WRPLL: 25175000Hz refresh rate with p=26, n2=40 r2=33
>[  514.627044] [drm:ironlake_update_plane], Writing base 04FEF000 00000000 0 0 1280
>[  514.627051] [drm:intel_edp_psr_match_conditions], PSR disable by flag
>[  514.627056] [drm:intel_crtc_mode_set], [ENCODER:20:TMDS-20] set [MODE:0:640x480]
>[  514.627059] [drm:intel_ddi_mode_set], Preparing DDI mode on port C, pipe A
>[  514.627061] [drm:intel_ddi_mode_set], HDMI audio on pipe A on DDI
>[  514.627063] [drm:intel_ddi_mode_set], HDMI audio: write eld information
>[  514.627067] [drm:intel_write_eld], ELD on [CONNECTOR:22:HDMI-A-2], [ENCODER:20:TMDS-20]
>[  514.627070] [drm:haswell_write_eld], HDMI: Haswell Audio initialize....
>[  514.627072] [drm:haswell_write_eld], HDMI audio: enable codec
>[  514.678749] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  514.678755] [drm:haswell_write_eld], HDMI audio: pin eld vld status=0x00000004
>[  514.678759] [drm:haswell_write_eld], HDMI audio: eld vld status=0x00000005
>[  514.678762] [drm:haswell_write_eld], HDMI audio: audio conf: 0x0070fa60
>[  514.678764] [drm:haswell_write_eld], ELD on pipe A
>[  514.678771] [drm:haswell_write_eld], port num:0
>[  514.678773] [drm:haswell_write_eld], ELD size 7
>[  514.678938] [drm:ilk_check_wm], WM1: enabled
>[  514.678941] [drm:ilk_check_wm], WM2: enabled
>[  514.678943] [drm:ilk_check_wm], WM3: enabled
>[  514.678945] [drm:ilk_check_wm], WM4: enabled
>[  514.678947] [drm:ilk_check_wm], WM0: enabled
>[  514.730776] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  514.782802] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  514.782812] [drm:intel_update_fbc], framebuffer not tiled or fenced, disabling compression
>[  514.800820] [drm:intel_connector_check_state], [CONNECTOR:22:HDMI-A-2]
>[  514.800827] [drm:check_encoder_state], [ENCODER:9:TMDS-9]
>[  514.800830] [drm:check_encoder_state], [ENCODER:17:TMDS-17]
>[  514.800833] [drm:check_encoder_state], [ENCODER:20:TMDS-20]
>[  514.800836] [drm:check_crtc_state], [CRTC:3]
>[  514.800844] [drm:check_crtc_state], [CRTC:5]
>[  514.800847] [drm:check_crtc_state], [CRTC:7]
>[  514.832977] [drm:ivybridge_set_fifo_underrun_reporting], uncleared fifo underrun on pipe A
>[  514.832984] [drm:ivb_err_int_handler], Pipe A FIFO underrun
>[  519.803610] [drm:drm_mode_addfb], [FB:53]
>[  519.853747] [drm:drm_mode_setcrtc], [CRTC:3]
>[  519.853756] [drm:drm_mode_setcrtc], [CONNECTOR:22:HDMI-A-2]
>[  519.853760] [drm:intel_crtc_set_config], [CRTC:3] [FB:53] #connectors=1 (x y) (0 0)
>[  519.853764] [drm:intel_set_config_compute_mode_changes], modes are different, full mode set
>[  519.853766] [drm:drm_mode_debug_printmodeline], Modeline 57:"640x480" 60 25175 640 656 752 800 480 490 492 525 0x40 0xa
>[  519.853771] [drm:drm_mode_debug_printmodeline], Modeline 57:"720x400" 70 28320 720 738 846 900 400 412 414 449 0x40 0x6
>[  519.853775] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:3], mode_changed=1, fb_changed=1
>[  519.853778] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:3]
>[  519.853782] [drm:intel_modeset_affected_pipes], set mode pipe masks: modeset: 1, prepare: 1, disable: 0
>[  519.853786] [drm:connected_sink_compute_bpp], [CONNECTOR:22:HDMI-A-2] checking for sink bpp constrains
>[  519.853795] [drm:intel_hdmi_compute_config], picking bpc to 8 for HDMI output
>[  519.853797] [drm:intel_hdmi_compute_config], forcing pipe bpc to 24 for HDMI
>[  519.853799] [drm:intel_modeset_pipe_config], plane bpp: 18, pipe bpp: 24, dithering: 1
>[  519.853802] [drm:intel_dump_pipe_config], [CRTC:3][modeset] config for pipe A
>[  519.853804] [drm:intel_dump_pipe_config], cpu_transcoder: A
>[  519.853806] [drm:intel_dump_pipe_config], pipe bpp: 24, dithering: 1
>[  519.853808] [drm:intel_dump_pipe_config], fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0
>[  519.853811] [drm:intel_dump_pipe_config], requested mode:
>[  519.853813] [drm:drm_mode_debug_printmodeline], Modeline 0:"720x400" 70 28320 720 738 846 900 400 412 414 449 0x40 0x6
>[  519.853816] [drm:intel_dump_pipe_config], adjusted mode:
>[  519.853818] [drm:drm_mode_debug_printmodeline], Modeline 0:"720x400" 70 28320 720 738 846 900 400 412 414 449 0x40 0x6
>[  519.853821] [drm:intel_dump_pipe_config], gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000
>[  519.853824] [drm:intel_dump_pipe_config], pch pfit: pos: 0x00000000, size: 0x00000000, disabled
>[  519.853827] [drm:intel_dump_pipe_config], ips: 1
>[  519.891452] [drm:ilk_check_wm], WM1: enabled
>[  519.891459] [drm:ilk_check_wm], WM2: enabled
>[  519.891461] [drm:ilk_check_wm], WM3: enabled
>[  519.891463] [drm:ilk_check_wm], WM4: enabled
>[  519.891474] [drm:intel_update_fbc], no output, disabling
>[  519.891482] [drm:intel_ddi_put_crtc_pll], Disabling WRPLL 1
>[  519.891485] [drm:intel_ddi_pll_mode_set], Using WRPLL 1 on pipe A
>[  519.893564] [drm:intel_ddi_calculate_wrpll], WRPLL: 28320000Hz refresh rate with p=26, n2=30 r2=22
>[  519.893952] [drm:ironlake_update_plane], Writing base 05085000 00000000 0 0 1472
>[  519.893959] [drm:intel_edp_psr_match_conditions], PSR disable by flag
>[  519.893964] [drm:intel_crtc_mode_set], [ENCODER:20:TMDS-20] set [MODE:0:720x400]
>[  519.893967] [drm:intel_ddi_mode_set], Preparing DDI mode on port C, pipe A
>[  519.893969] [drm:intel_ddi_mode_set], HDMI audio on pipe A on DDI
>[  519.893971] [drm:intel_ddi_mode_set], HDMI audio: write eld information
>[  519.893975] [drm:intel_write_eld], ELD on [CONNECTOR:22:HDMI-A-2], [ENCODER:20:TMDS-20]
>[  519.893978] [drm:haswell_write_eld], HDMI: Haswell Audio initialize....
>[  519.893980] [drm:haswell_write_eld], HDMI audio: enable codec
>[  519.945469] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  519.945475] [drm:haswell_write_eld], HDMI audio: pin eld vld status=0x00000004
>[  519.945479] [drm:haswell_write_eld], HDMI audio: eld vld status=0x00000005
>[  519.945481] [drm:haswell_write_eld], HDMI audio: audio conf: 0x0070fa60
>[  519.945484] [drm:haswell_write_eld], ELD on pipe A
>[  519.945491] [drm:haswell_write_eld], port num:0
>[  519.945493] [drm:haswell_write_eld], ELD size 7
>[  519.945664] [drm:ilk_check_wm], WM1: enabled
>[  519.945667] [drm:ilk_check_wm], WM2: enabled
>[  519.945669] [drm:ilk_check_wm], WM3: enabled
>[  519.945671] [drm:ilk_check_wm], WM4: enabled
>[  519.945673] [drm:ilk_check_wm], WM0: enabled
>[  519.997498] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  520.049525] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  520.049535] [drm:intel_update_fbc], framebuffer not tiled or fenced, disabling compression
>[  520.065539] [drm:intel_connector_check_state], [CONNECTOR:22:HDMI-A-2]
>[  520.065545] [drm:check_encoder_state], [ENCODER:9:TMDS-9]
>[  520.065549] [drm:check_encoder_state], [ENCODER:17:TMDS-17]
>[  520.065551] [drm:check_encoder_state], [ENCODER:20:TMDS-20]
>[  520.065555] [drm:check_crtc_state], [CRTC:3]
>[  520.065563] [drm:check_crtc_state], [CRTC:5]
>[  520.065565] [drm:check_crtc_state], [CRTC:7]
>[  525.068315] [drm:intel_crtc_set_config], [CRTC:3] [NOFB]
>[  525.068324] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:3], mode_changed=1, fb_changed=0
>[  525.068328] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [NOCRTC]
>[  525.068330] [drm:intel_modeset_stage_output_state], encoder changed, full mode switch
>[  525.068333] [drm:intel_modeset_stage_output_state], crtc changed, full mode switch
>[  525.068336] [drm:intel_modeset_affected_pipes], set mode pipe masks: modeset: 0, prepare: 0, disable: 1
>[  525.104143] [drm:ilk_check_wm], WM1: enabled
>[  525.104150] [drm:ilk_check_wm], WM2: enabled
>[  525.104152] [drm:ilk_check_wm], WM3: enabled
>[  525.104154] [drm:ilk_check_wm], WM4: enabled
>[  525.104164] [drm:intel_update_fbc], no output, disabling
>[  525.104169] [drm:intel_ddi_put_crtc_pll], Disabling WRPLL 1
>[  525.104176] [drm:__intel_set_power_well], Requesting to disable the power well
>[  525.104185] [drm:check_encoder_state], [ENCODER:9:TMDS-9]
>[  525.104188] [drm:check_encoder_state], [ENCODER:17:TMDS-17]
>[  525.104191] [drm:check_encoder_state], [ENCODER:20:TMDS-20]
>[  525.104193] [drm:check_crtc_state], [CRTC:3]
>[  525.104197] [drm:check_crtc_state], [CRTC:5]
>[  525.104199] [drm:check_crtc_state], [CRTC:7]
>[  525.104305] [drm:intel_crtc_set_config], [CRTC:3] [FB:52] #connectors=1 (x y) (0 0)
>[  525.104307] [drm:intel_set_config_compute_mode_changes], inactive crtc, full mode set
>[  525.104309] [drm:intel_set_config_compute_mode_changes], modes are different, full mode set
>[  525.104313] [drm:drm_mode_debug_printmodeline], Modeline 57:"720x400" 70 28320 720 738 846 900 400 412 414 449 0x40 0x6
>[  525.104316] [drm:drm_mode_debug_printmodeline], Modeline 50:"1920x1080" 60 138780 1920 1966 1996 2080 1080 1082 1086 1112 0x48 0xa
>[  525.104318] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:3], mode_changed=1, fb_changed=0
>[  525.104320] [drm:intel_modeset_stage_output_state], encoder changed, full mode switch
>[  525.104322] [drm:intel_modeset_stage_output_state], [CONNECTOR:10:eDP-1] to [CRTC:3]
>[  525.104324] [drm:intel_modeset_stage_output_state], crtc changed, full mode switch
>[  525.104326] [drm:intel_modeset_affected_pipes], set mode pipe masks: modeset: 1, prepare: 1, disable: 0
>[  525.104329] [drm:connected_sink_compute_bpp], [CONNECTOR:10:eDP-1] checking for sink bpp constrains
>[  525.104333] [drm:intel_dp_compute_config], DP link computation with max lane count 2 max bw 0a pixel clock 138780KHz
>[  525.104335] [drm:intel_dp_compute_config], clamping bpp for eDP panel to BIOS-provided 24
>[  525.104343] [drm:intel_dp_compute_config], DP link bw 0a lane count 2 clock 270000 bpp 24
>[  525.104345] [drm:intel_dp_compute_config], DP link bw required 333072 available 432000
>[  525.104348] [drm:intel_modeset_pipe_config], plane bpp: 24, pipe bpp: 24, dithering: 0
>[  525.104350] [drm:intel_dump_pipe_config], [CRTC:3][modeset] config for pipe A
>[  525.104351] [drm:intel_dump_pipe_config], cpu_transcoder: P
>[  525.104353] [drm:intel_dump_pipe_config], pipe bpp: 24, dithering: 0
>[  525.104355] [drm:intel_dump_pipe_config], fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0
>[  525.104356] [drm:intel_dump_pipe_config], requested mode:
>[  525.104360] [drm:drm_mode_debug_printmodeline], Modeline 0:"1920x1080" 60 138780 1920 1966 1996 2080 1080 1082 1086 1112 0x48 0xa
>[  525.104360] [drm:intel_dump_pipe_config], adjusted mode:
>[  525.104363] [drm:drm_mode_debug_printmodeline], Modeline 0:"1920x1080" 60 138780 1920 1966 1996 2080 1080 1082 1086 1112 0x48 0xa
>[  525.104365] [drm:intel_dump_pipe_config], gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000
>[  525.104367] [drm:intel_dump_pipe_config], pch pfit: pos: 0x00000000, size: 0x00000000, disabled
>[  525.104368] [drm:intel_dump_pipe_config], ips: 1
>[  525.104393] [drm:ironlake_update_plane], Writing base 000A1000 00000000 0 0 7680
>[  525.104398] [drm:intel_edp_psr_match_conditions], PSR disable by flag
>[  525.104401] [drm:intel_crtc_mode_set], [ENCODER:9:TMDS-9] set [MODE:0:1920x1080]
>[  525.104402] [drm:intel_ddi_mode_set], Preparing DDI mode on port A, pipe A
>[  525.104405] [drm:ironlake_edp_panel_vdd_on], Turn eDP VDD on
>[  525.104410] [drm:ironlake_wait_panel_power_cycle], Wait for panel power cycle
>[  525.104414] [drm:ironlake_wait_panel_status], mask b800000f value 00000000 status 00000000 control abcd0000
>[  525.104420] [drm:ironlake_edp_panel_vdd_on], PP_STATUS: 0x00000000 PP_CONTROL: 0xabcd0008
>[  525.104422] [drm:ironlake_edp_panel_vdd_on], eDP was not running
>[  525.305238] [drm:ironlake_edp_panel_on], Turn eDP power on
>[  525.305243] [drm:ironlake_wait_panel_power_cycle], Wait for panel power cycle
>[  525.305249] [drm:ironlake_wait_panel_status], mask b800000f value 00000000 status 00000000 control abcd0008
>[  525.305254] [drm:ironlake_wait_panel_on], Wait for panel power on
>[  525.305258] [drm:ironlake_wait_panel_status], mask b000000f value 80000008 status 0000000a control abcd000b
>[  525.514351] [drm:ironlake_edp_panel_vdd_off], Turn eDP VDD off 1
>[  525.514361] [drm:ironlake_panel_vdd_off_sync], PP_STATUS: 0xabcd000b PP_CONTROL: 0x80000008
>[  525.566390] [drm:intel_dp_set_signal_levels], Using signal levels 00000000
>[  525.567005] [drm:intel_dp_start_link_train], clock recovery OK
>[  525.567007] [drm:intel_dp_set_signal_levels], Using signal levels 00000000
>[  525.567919] [drm:intel_dp_complete_link_train], Channel EQ done. DP Training successful
>[  525.568078] [drm:ilk_check_wm], WM1: enabled
>[  525.568080] [drm:ilk_check_wm], WM2: enabled
>[  525.568082] [drm:ilk_check_wm], WM3: enabled
>[  525.568084] [drm:ilk_check_wm], WM4: enabled
>[  525.568086] [drm:ilk_check_wm], WM0: enabled
>[  525.619320] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  525.671346] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  525.671351] [drm:intel_update_fbc], framebuffer not tiled or fenced, disabling compression
>[  525.671510] [drm:ironlake_edp_backlight_on], 
>[  525.673356] [drm:intel_panel_actually_set_backlight], set backlight PWM = 765
>[  525.673359] [drm:intel_edp_psr_match_conditions], PSR disable by flag
>[  525.689361] [drm:intel_connector_check_state], [CONNECTOR:10:eDP-1]
>[  525.689366] [drm:check_encoder_state], [ENCODER:9:TMDS-9]
>[  525.689370] [drm:check_encoder_state], [ENCODER:17:TMDS-17]
>[  525.689372] [drm:check_encoder_state], [ENCODER:20:TMDS-20]
>[  525.689375] [drm:check_crtc_state], [CRTC:3]
>[  525.689382] [drm:check_crtc_state], [CRTC:5]
>[  525.689384] [drm:check_crtc_state], [CRTC:7]
>[  525.689390] [drm:intel_crtc_set_config], [CRTC:5] [FB:52] #connectors=1 (x y) (0 0)
>[  525.689394] [drm:intel_set_config_compute_mode_changes], inactive crtc, full mode set
>[  525.689397] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:5], mode_changed=1, fb_changed=0
>[  525.689399] [drm:intel_modeset_stage_output_state], encoder changed, full mode switch
>[  525.689402] [drm:intel_modeset_stage_output_state], [CONNECTOR:10:eDP-1] to [CRTC:3]
>[  525.689405] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:5]
>[  525.689407] [drm:intel_modeset_stage_output_state], crtc changed, full mode switch
>[  525.689411] [drm:intel_modeset_affected_pipes], set mode pipe masks: modeset: 2, prepare: 2, disable: 0
>[  525.689415] [drm:connected_sink_compute_bpp], [CONNECTOR:22:HDMI-A-2] checking for sink bpp constrains
>[  525.689420] [drm:intel_hdmi_compute_config], picking bpc to 8 for HDMI output
>[  525.689421] [drm:intel_hdmi_compute_config], forcing pipe bpc to 24 for HDMI
>[  525.689424] [drm:intel_modeset_pipe_config], plane bpp: 24, pipe bpp: 24, dithering: 0
>[  525.689426] [drm:intel_dump_pipe_config], [CRTC:5][modeset] config for pipe B
>[  525.689428] [drm:intel_dump_pipe_config], cpu_transcoder: B
>[  525.689430] [drm:intel_dump_pipe_config], pipe bpp: 24, dithering: 0
>[  525.689433] [drm:intel_dump_pipe_config], fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0
>[  525.689435] [drm:intel_dump_pipe_config], requested mode:
>[  525.689440] [drm:drm_mode_debug_printmodeline], Modeline 0:"1920x1080" 60 148500 1920 2008 2052 2200 1080 1084 1089 1125 0x48 0x5
>[  525.689442] [drm:intel_dump_pipe_config], adjusted mode:
>[  525.689447] [drm:drm_mode_debug_printmodeline], Modeline 0:"1920x1080" 60 148500 1920 2008 2052 2200 1080 1084 1089 1125 0x48 0x5
>[  525.689449] [drm:intel_dump_pipe_config], gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000
>[  525.689452] [drm:intel_dump_pipe_config], pch pfit: pos: 0x00000000, size: 0x00000000, disabled
>[  525.689453] [drm:intel_dump_pipe_config], ips: 0
>[  525.689458] [drm:__intel_set_power_well], Enabling power well
>[  525.689462] [drm:intel_ddi_pll_mode_set], Using WRPLL 1 on pipe B
>[  525.692804] [drm:intel_ddi_calculate_wrpll], WRPLL: 148500000Hz refresh rate with p=6, n2=33 r2=20
>[  525.692845] [drm:ironlake_update_plane], Writing base 000A1000 00000000 0 0 7680
>[  525.692850] [drm:intel_edp_psr_match_conditions], PSR disable by flag
>[  525.692854] [drm:intel_crtc_mode_set], [ENCODER:20:TMDS-20] set [MODE:0:1920x1080]
>[  525.692856] [drm:intel_ddi_mode_set], Preparing DDI mode on port C, pipe B
>[  525.692858] [drm:intel_ddi_mode_set], HDMI audio on pipe B on DDI
>[  525.692859] [drm:intel_ddi_mode_set], HDMI audio: write eld information
>[  525.692863] [drm:intel_write_eld], ELD on [CONNECTOR:22:HDMI-A-2], [ENCODER:20:TMDS-20]
>[  525.692865] [drm:haswell_write_eld], HDMI: Haswell Audio initialize....
>[  525.692866] [drm:haswell_write_eld], HDMI audio: enable codec
>[  525.744383] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  525.744386] [drm:haswell_write_eld], HDMI audio: pin eld vld status=0x00000040
>[  525.744388] [drm:haswell_write_eld], HDMI audio: eld vld status=0x00000050
>[  525.744390] [drm:haswell_write_eld], HDMI audio: audio conf: 0x0070fa60
>[  525.744392] [drm:haswell_write_eld], ELD on pipe B
>[  525.744398] [drm:haswell_write_eld], port num:0
>[  525.744399] [drm:haswell_write_eld], ELD size 7
>[  525.744563] [drm:ilk_check_wm], WM1: enabled
>[  525.744565] [drm:ilk_check_wm], WM2: enabled
>[  525.744567] [drm:ilk_check_wm], WM3: disabled
>[  525.744570] [drm:ilk_check_wm], WM0: enabled
>[  525.744571] [drm:ilk_check_wm], WM0: enabled
>[  525.796410] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  525.848439] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  525.848441] [drm:intel_update_fbc], more than one pipe active, disabling compression
>[  525.850442] [drm:intel_connector_check_state], [CONNECTOR:10:eDP-1]
>[  525.850447] [drm:intel_connector_check_state], [CONNECTOR:22:HDMI-A-2]
>[  525.850451] [drm:check_encoder_state], [ENCODER:9:TMDS-9]
>[  525.850454] [drm:check_encoder_state], [ENCODER:17:TMDS-17]
>[  525.850456] [drm:check_encoder_state], [ENCODER:20:TMDS-20]
>[  525.850459] [drm:check_crtc_state], [CRTC:3]
>[  525.850464] [drm:check_crtc_state], [CRTC:5]
>[  525.850470] [drm:check_crtc_state], [CRTC:7]
>[  525.850474] [drm:intel_crtc_set_config], [CRTC:7] [NOFB]
>[  525.850477] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:7], mode_changed=0, fb_changed=0
>[  525.850480] [drm:intel_modeset_stage_output_state], [CONNECTOR:10:eDP-1] to [CRTC:3]
>[  525.850483] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:5]
>[  525.850488] [drm:intel_crtc_set_config], [CRTC:3] [FB:52] #connectors=1 (x y) (0 0)
>[  525.850491] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:3], mode_changed=0, fb_changed=0
>[  525.850494] [drm:intel_modeset_stage_output_state], [CONNECTOR:10:eDP-1] to [CRTC:3]
>[  525.850497] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:5]
>[  525.850500] [drm:intel_crtc_set_config], [CRTC:5] [FB:52] #connectors=1 (x y) (0 0)
>[  525.850502] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:5], mode_changed=0, fb_changed=0
>[  525.850505] [drm:intel_modeset_stage_output_state], [CONNECTOR:10:eDP-1] to [CRTC:3]
>[  525.850508] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:5]
>[  525.850522] [drm:intel_crtc_set_config], [CRTC:3] [FB:52] #connectors=1 (x y) (0 0)
>[  525.850525] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:3], mode_changed=0, fb_changed=0
>[  525.850527] [drm:intel_modeset_stage_output_state], [CONNECTOR:10:eDP-1] to [CRTC:3]
>[  525.850530] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:5]
>[  525.850533] [drm:intel_crtc_set_config], [CRTC:5] [FB:52] #connectors=1 (x y) (0 0)
>[  525.850535] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:5], mode_changed=0, fb_changed=0
>[  525.850538] [drm:intel_modeset_stage_output_state], [CONNECTOR:10:eDP-1] to [CRTC:3]
>[  525.850540] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:5]
>[  525.866900] [drm:i915_driver_open], 
>[  525.866917] [drm:i915_driver_open], 
>[  525.877799] [drm:intel_crtc_cursor_set], cursor off
>[  525.877803] [drm:intel_crtc_set_config], [CRTC:3] [FB:52] #connectors=1 (x y) (0 0)
>[  525.877808] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:3], mode_changed=0, fb_changed=0
>[  525.877812] [drm:intel_modeset_stage_output_state], [CONNECTOR:10:eDP-1] to [CRTC:3]
>[  525.877814] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:5]
>[  525.877818] [drm:intel_crtc_cursor_set], cursor off
>[  525.877819] [drm:intel_crtc_set_config], [CRTC:5] [FB:52] #connectors=1 (x y) (0 0)
>[  525.877822] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:5], mode_changed=0, fb_changed=0
>[  525.877825] [drm:intel_modeset_stage_output_state], [CONNECTOR:10:eDP-1] to [CRTC:3]
>[  525.877828] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:5]
>[  525.877830] [drm:intel_crtc_cursor_set], cursor off
>[  525.877832] [drm:intel_crtc_set_config], [CRTC:7] [NOFB]
>[  525.877834] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:7], mode_changed=0, fb_changed=0
>[  525.877837] [drm:intel_modeset_stage_output_state], [CONNECTOR:10:eDP-1] to [CRTC:3]
>[  525.877839] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:5]
>[  639.377061] [drm:i915_driver_open], 
>[  639.377108] [drm:intel_crtc_cursor_set], cursor off
>[  639.377113] [drm:intel_crtc_set_config], [CRTC:3] [FB:52] #connectors=1 (x y) (0 0)
>[  639.377122] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:3], mode_changed=0, fb_changed=0
>[  639.377127] [drm:intel_modeset_stage_output_state], [CONNECTOR:10:eDP-1] to [CRTC:3]
>[  639.377131] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:5]
>[  639.377136] [drm:intel_crtc_cursor_set], cursor off
>[  639.377139] [drm:intel_crtc_set_config], [CRTC:5] [FB:52] #connectors=1 (x y) (0 0)
>[  639.377155] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:5], mode_changed=0, fb_changed=0
>[  639.377160] [drm:intel_modeset_stage_output_state], [CONNECTOR:10:eDP-1] to [CRTC:3]
>[  639.377164] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:5]
>[  639.377168] [drm:intel_crtc_cursor_set], cursor off
>[  639.377178] [drm:intel_crtc_set_config], [CRTC:7] [NOFB]
>[  639.377182] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:7], mode_changed=0, fb_changed=0
>[  639.377189] [drm:intel_modeset_stage_output_state], [CONNECTOR:10:eDP-1] to [CRTC:3]
>[  639.377195] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:5]
>[  639.377208] [drm:i915_driver_open], 
>[  639.377702] [drm:drm_mode_getresources], CRTC[3] CONNECTORS[5] ENCODERS[3]
>[  639.377712] [drm:drm_mode_getresources], CRTC[3] CONNECTORS[5] ENCODERS[3]
>[  639.377725] [drm:drm_mode_getresources], CRTC[3] CONNECTORS[5] ENCODERS[3]
>[  639.377728] [drm:drm_mode_getresources], CRTC[3] CONNECTORS[5] ENCODERS[3]
>[  639.377734] [drm:drm_mode_getconnector], [CONNECTOR:22:?]
>[  639.377738] [drm:drm_helper_probe_single_connector_modes], [CONNECTOR:22:HDMI-A-2]
>[  639.377743] [drm:intel_hdmi_detect], [CONNECTOR:22:HDMI-A-2]
>[  639.402866] [drm:drm_detect_monitor_audio], Monitor has basic audio support
>[  639.428238] [drm:drm_edid_to_eld], ELD monitor VE228
>[  639.428244] [drm:parse_hdmi_vsdb], HDMI: DVI dual 0, max TMDS clock 0, latency present 0 0, video latency 0 0, audio latency 0 0
>[  639.428248] [drm:drm_edid_to_eld], ELD size 7, SAD count 1
>[  639.428302] [drm:drm_helper_probe_single_connector_modes], [CONNECTOR:22:HDMI-A-2] probed modes :
>[  639.428305] [drm:drm_mode_debug_printmodeline], Modeline 24:"1920x1080" 60 148500 1920 2008 2052 2200 1080 1084 1089 1125 0x48 0x5
>[  639.428309] [drm:drm_mode_debug_printmodeline], Modeline 61:"1920x1080" 60 148352 1920 2008 2052 2200 1080 1084 1089 1125 0x40 0x5
>[  639.428313] [drm:drm_mode_debug_printmodeline], Modeline 25:"1920x1080" 60 138500 1920 1968 2000 2080 1080 1083 1088 1110 0x40 0x9
>[  639.428316] [drm:drm_mode_debug_printmodeline], Modeline 29:"1920x1080i" 60 74250 1920 2008 2052 2200 1080 1084 1094 1125 0x40 0x15
>[  639.428320] [drm:drm_mode_debug_printmodeline], Modeline 64:"1920x1080i" 60 74176 1920 2008 2052 2200 1080 1084 1094 1125 0x40 0x15
>[  639.428323] [drm:drm_mode_debug_printmodeline], Modeline 60:"1920x1080" 50 148500 1920 2448 2492 2640 1080 1084 1089 1125 0x40 0x5
>[  639.428327] [drm:drm_mode_debug_printmodeline], Modeline 59:"1920x1080i" 50 74250 1920 2448 2492 2640 1080 1084 1094 1125 0x40 0x15
>[  639.428330] [drm:drm_mode_debug_printmodeline], Modeline 34:"1600x1200" 60 162000 1600 1664 1856 2160 1200 1201 1204 1250 0x40 0x5
>[  639.428333] [drm:drm_mode_debug_printmodeline], Modeline 35:"1680x1050" 60 119000 1680 1728 1760 1840 1050 1053 1059 1080 0x40 0x9
>[  639.428337] [drm:drm_mode_debug_printmodeline], Modeline 43:"1280x1024" 75 135000 1280 1296 1440 1688 1024 1025 1028 1066 0x40 0x5
>[  639.428340] [drm:drm_mode_debug_printmodeline], Modeline 31:"1280x1024" 60 108000 1280 1328 1440 1688 1024 1025 1028 1066 0x40 0x5
>[  639.428343] [drm:drm_mode_debug_printmodeline], Modeline 33:"1440x900" 60 88750 1440 1488 1520 1600 900 903 909 926 0x40 0x9
>[  639.428347] [drm:drm_mode_debug_printmodeline], Modeline 32:"1280x960" 60 108000 1280 1376 1488 1800 960 961 964 1000 0x40 0x5
>[  639.428350] [drm:drm_mode_debug_printmodeline], Modeline 26:"1366x768" 60 85500 1366 1436 1579 1792 768 771 774 798 0x40 0x5
>[  639.428354] [drm:drm_mode_debug_printmodeline], Modeline 30:"1152x864" 75 108000 1152 1216 1344 1600 864 865 868 900 0x40 0x5
>[  639.428357] [drm:drm_mode_debug_printmodeline], Modeline 27:"1280x720" 60 74250 1280 1390 1430 1650 720 725 730 750 0x40 0x5
>[  639.428360] [drm:drm_mode_debug_printmodeline], Modeline 62:"1280x720" 60 74176 1280 1390 1430 1650 720 725 730 750 0x40 0x5
>[  639.428364] [drm:drm_mode_debug_printmodeline], Modeline 58:"1280x720" 50 74250 1280 1720 1760 1980 720 725 730 750 0x40 0x5
>[  639.428367] [drm:drm_mode_debug_printmodeline], Modeline 44:"1024x768" 75 78800 1024 1040 1136 1312 768 769 772 800 0x40 0x5
>[  639.428371] [drm:drm_mode_debug_printmodeline], Modeline 45:"1024x768" 70 75000 1024 1048 1184 1328 768 771 777 806 0x40 0xa
>[  639.428374] [drm:drm_mode_debug_printmodeline], Modeline 46:"1024x768" 60 65000 1024 1048 1184 1344 768 771 777 806 0x40 0xa
>[  639.428377] [drm:drm_mode_debug_printmodeline], Modeline 47:"832x624" 75 57284 832 864 928 1152 624 625 628 667 0x40 0xa
>[  639.428381] [drm:drm_mode_debug_printmodeline], Modeline 48:"800x600" 75 49500 800 816 896 1056 600 601 604 625 0x40 0x5
>[  639.428384] [drm:drm_mode_debug_printmodeline], Modeline 49:"800x600" 72 50000 800 856 976 1040 600 637 643 666 0x40 0x5
>[  639.428388] [drm:drm_mode_debug_printmodeline], Modeline 36:"800x600" 60 40000 800 840 968 1056 600 601 605 628 0x40 0x5
>[  639.428391] [drm:drm_mode_debug_printmodeline], Modeline 37:"800x600" 56 36000 800 824 896 1024 600 601 603 625 0x40 0x5
>[  639.428395] [drm:drm_mode_debug_printmodeline], Modeline 56:"720x576" 50 27000 720 732 796 864 576 581 586 625 0x40 0xa
>[  639.428398] [drm:drm_mode_debug_printmodeline], Modeline 63:"720x480" 60 27027 720 736 798 858 480 489 495 525 0x40 0xa
>[  639.428401] [drm:drm_mode_debug_printmodeline], Modeline 28:"720x480" 60 27000 720 736 798 858 480 489 495 525 0x40 0xa
>[  639.428404] [drm:drm_mode_debug_printmodeline], Modeline 38:"640x480" 75 31500 640 656 720 840 480 481 484 500 0x40 0xa
>[  639.428408] [drm:drm_mode_debug_printmodeline], Modeline 39:"640x480" 73 31500 640 664 704 832 480 489 491 520 0x40 0xa
>[  639.428411] [drm:drm_mode_debug_printmodeline], Modeline 40:"640x480" 67 30240 640 704 768 864 480 483 486 525 0x40 0xa
>[  639.428415] [drm:drm_mode_debug_printmodeline], Modeline 41:"640x480" 60 25200 640 656 752 800 480 490 492 525 0x40 0xa
>[  639.428418] [drm:drm_mode_debug_printmodeline], Modeline 55:"640x480" 60 25175 640 656 752 800 480 490 492 525 0x40 0xa
>[  639.428421] [drm:drm_mode_debug_printmodeline], Modeline 42:"720x400" 70 28320 720 738 846 900 400 412 414 449 0x40 0x6
>[  639.428445] [drm:drm_mode_getconnector], [CONNECTOR:22:?]
>[  639.428471] [drm:drm_mode_getresources], CRTC[3] CONNECTORS[5] ENCODERS[3]
>[  639.428476] [drm:drm_mode_getresources], CRTC[3] CONNECTORS[5] ENCODERS[3]
>[  639.428499] [drm:drm_mode_addfb], [FB:53]
>[  639.528218] [drm:drm_mode_setcrtc], [CRTC:3]
>[  639.528227] [drm:drm_mode_setcrtc], [CONNECTOR:22:HDMI-A-2]
>[  639.528231] [drm:intel_crtc_set_config], [CRTC:3] [FB:53] #connectors=1 (x y) (0 0)
>[  639.528235] [drm:intel_set_config_compute_mode_changes], modes are different, full mode set
>[  639.528237] [drm:drm_mode_debug_printmodeline], Modeline 50:"1920x1080" 60 138780 1920 1966 1996 2080 1080 1082 1086 1112 0x48 0xa
>[  639.528242] [drm:drm_mode_debug_printmodeline], Modeline 54:"832x624" 75 57284 832 864 928 1152 624 625 628 667 0x40 0xa
>[  639.528246] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:3], mode_changed=1, fb_changed=0
>[  639.528249] [drm:intel_modeset_stage_output_state], [CONNECTOR:10:eDP-1] to [NOCRTC]
>[  639.528251] [drm:intel_modeset_stage_output_state], encoder changed, full mode switch
>[  639.528254] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:3]
>[  639.528257] [drm:intel_modeset_stage_output_state], crtc changed, full mode switch
>[  639.528259] [drm:intel_modeset_stage_output_state], crtc changed, full mode switch
>[  639.528261] [drm:intel_modeset_affected_pipes], set mode pipe masks: modeset: 1, prepare: 1, disable: 2
>[  639.528265] [drm:connected_sink_compute_bpp], [CONNECTOR:22:HDMI-A-2] checking for sink bpp constrains
>[  639.528274] [drm:intel_hdmi_compute_config], picking bpc to 8 for HDMI output
>[  639.528276] [drm:intel_hdmi_compute_config], forcing pipe bpc to 24 for HDMI
>[  639.528278] [drm:intel_modeset_pipe_config], plane bpp: 18, pipe bpp: 24, dithering: 1
>[  639.528281] [drm:intel_dump_pipe_config], [CRTC:3][modeset] config for pipe A
>[  639.528284] [drm:intel_dump_pipe_config], cpu_transcoder: A
>[  639.528286] [drm:intel_dump_pipe_config], pipe bpp: 24, dithering: 1
>[  639.528288] [drm:intel_dump_pipe_config], fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0
>[  639.528291] [drm:intel_dump_pipe_config], requested mode:
>[  639.528293] [drm:drm_mode_debug_printmodeline], Modeline 0:"832x624" 75 57284 832 864 928 1152 624 625 628 667 0x40 0xa
>[  639.528296] [drm:intel_dump_pipe_config], adjusted mode:
>[  639.528298] [drm:drm_mode_debug_printmodeline], Modeline 0:"832x624" 75 57284 832 864 928 1152 624 625 628 667 0x40 0xa
>[  639.528301] [drm:intel_dump_pipe_config], gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000
>[  639.528304] [drm:intel_dump_pipe_config], pch pfit: pos: 0x00000000, size: 0x00000000, disabled
>[  639.528307] [drm:intel_dump_pipe_config], ips: 1
>[  639.558268] [drm:ilk_check_wm], WM1: enabled
>[  639.558275] [drm:ilk_check_wm], WM2: enabled
>[  639.558277] [drm:ilk_check_wm], WM3: enabled
>[  639.558279] [drm:ilk_check_wm], WM4: enabled
>[  639.558281] [drm:ilk_check_wm], WM0: enabled
>[  639.558292] [drm:intel_update_fbc], framebuffer not tiled or fenced, disabling compression
>[  639.558297] [drm:intel_ddi_put_crtc_pll], Disabling WRPLL 1
>[  639.558305] [drm:intel_panel_actually_set_backlight], set backlight PWM = 0
>[  639.558311] [drm:ironlake_edp_backlight_off], 
>[  639.795393] [drm:ironlake_edp_panel_vdd_on], Turn eDP VDD on
>[  639.795402] [drm:ironlake_edp_panel_vdd_on], eDP VDD already on
>[  639.795404] [drm:ironlake_edp_panel_off], Turn eDP power off
>[  639.795410] [drm:ironlake_wait_panel_off], Wait for panel power off time
>[  639.795414] [drm:ironlake_wait_panel_status], mask b000000f value 00000000 status 80000008 control abcd0000
>[  640.554783] [drm:ilk_check_wm], WM1: enabled
>[  640.554790] [drm:ilk_check_wm], WM2: enabled
>[  640.554792] [drm:ilk_check_wm], WM3: enabled
>[  640.554794] [drm:ilk_check_wm], WM4: enabled
>[  640.554804] [drm:intel_update_fbc], no output, disabling
>[  640.554813] [drm:intel_ddi_pll_mode_set], Using WRPLL 1 on pipe A
>[  640.556887] [drm:intel_ddi_calculate_wrpll], WRPLL: 57284000Hz refresh rate with p=16, n2=39 r2=23
>[  640.557536] [drm:ironlake_update_plane], Writing base 0088B000 00000000 0 0 1664
>[  640.557544] [drm:intel_edp_psr_match_conditions], PSR disable by flag
>[  640.557548] [drm:intel_crtc_mode_set], [ENCODER:20:TMDS-20] set [MODE:0:832x624]
>[  640.557551] [drm:intel_ddi_mode_set], Preparing DDI mode on port C, pipe A
>[  640.557554] [drm:intel_ddi_mode_set], HDMI audio on pipe A on DDI
>[  640.557556] [drm:intel_ddi_mode_set], HDMI audio: write eld information
>[  640.557560] [drm:intel_write_eld], ELD on [CONNECTOR:22:HDMI-A-2], [ENCODER:20:TMDS-20]
>[  640.557563] [drm:haswell_write_eld], HDMI: Haswell Audio initialize....
>[  640.557565] [drm:haswell_write_eld], HDMI audio: enable codec
>[  640.608800] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  640.608806] [drm:haswell_write_eld], HDMI audio: pin eld vld status=0x00000004
>[  640.608810] [drm:haswell_write_eld], HDMI audio: eld vld status=0x00000005
>[  640.608812] [drm:haswell_write_eld], HDMI audio: audio conf: 0x0070fa60
>[  640.608815] [drm:haswell_write_eld], ELD on pipe A
>[  640.608821] [drm:haswell_write_eld], port num:0
>[  640.608823] [drm:haswell_write_eld], ELD size 7
>[  640.608992] [drm:ilk_check_wm], WM1: enabled
>[  640.608995] [drm:ilk_check_wm], WM2: enabled
>[  640.608997] [drm:ilk_check_wm], WM3: enabled
>[  640.608999] [drm:ilk_check_wm], WM4: enabled
>[  640.609001] [drm:ilk_check_wm], WM0: enabled
>[  640.660827] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  640.712859] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  640.712870] [drm:intel_update_fbc], framebuffer not tiled or fenced, disabling compression
>[  640.714868] [drm:intel_connector_check_state], [CONNECTOR:22:HDMI-A-2]
>[  640.714875] [drm:check_encoder_state], [ENCODER:9:TMDS-9]
>[  640.714878] [drm:check_encoder_state], [ENCODER:17:TMDS-17]
>[  640.714881] [drm:check_encoder_state], [ENCODER:20:TMDS-20]
>[  640.714884] [drm:check_crtc_state], [CRTC:3]
>[  640.714892] [drm:check_crtc_state], [CRTC:5]
>[  640.714895] [drm:check_crtc_state], [CRTC:7]
>[  644.775490] [drm:intel_crtc_set_config], [CRTC:3] [FB:52] #connectors=1 (x y) (0 0)
>[  644.775494] [drm:intel_set_config_compute_mode_changes], modes are different, full mode set
>[  644.775498] [drm:drm_mode_debug_printmodeline], Modeline 54:"832x624" 75 57284 832 864 928 1152 624 625 628 667 0x40 0xa
>[  644.775501] [drm:drm_mode_debug_printmodeline], Modeline 50:"1920x1080" 60 138780 1920 1966 1996 2080 1080 1082 1086 1112 0x48 0xa
>[  644.775503] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:3], mode_changed=1, fb_changed=0
>[  644.775505] [drm:intel_modeset_stage_output_state], encoder changed, full mode switch
>[  644.775507] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [NOCRTC]
>[  644.775509] [drm:intel_modeset_stage_output_state], encoder changed, full mode switch
>[  644.775511] [drm:intel_modeset_stage_output_state], [CONNECTOR:10:eDP-1] to [CRTC:3]
>[  644.775512] [drm:intel_modeset_stage_output_state], crtc changed, full mode switch
>[  644.775513] [drm:intel_modeset_stage_output_state], crtc changed, full mode switch
>[  644.775516] [drm:intel_modeset_affected_pipes], set mode pipe masks: modeset: 1, prepare: 1, disable: 0
>[  644.775519] [drm:connected_sink_compute_bpp], [CONNECTOR:10:eDP-1] checking for sink bpp constrains
>[  644.775524] [drm:intel_dp_compute_config], DP link computation with max lane count 2 max bw 0a pixel clock 138780KHz
>[  644.775525] [drm:intel_dp_compute_config], clamping bpp for eDP panel to BIOS-provided 24
>[  644.775533] [drm:intel_dp_compute_config], DP link bw 0a lane count 2 clock 270000 bpp 24
>[  644.775534] [drm:intel_dp_compute_config], DP link bw required 333072 available 432000
>[  644.775537] [drm:intel_modeset_pipe_config], plane bpp: 24, pipe bpp: 24, dithering: 0
>[  644.775539] [drm:intel_dump_pipe_config], [CRTC:3][modeset] config for pipe A
>[  644.775540] [drm:intel_dump_pipe_config], cpu_transcoder: P
>[  644.775542] [drm:intel_dump_pipe_config], pipe bpp: 24, dithering: 0
>[  644.775544] [drm:intel_dump_pipe_config], fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0
>[  644.775545] [drm:intel_dump_pipe_config], requested mode:
>[  644.775548] [drm:drm_mode_debug_printmodeline], Modeline 0:"1920x1080" 60 138780 1920 1966 1996 2080 1080 1082 1086 1112 0x48 0xa
>[  644.775549] [drm:intel_dump_pipe_config], adjusted mode:
>[  644.775552] [drm:drm_mode_debug_printmodeline], Modeline 0:"1920x1080" 60 138780 1920 1966 1996 2080 1080 1082 1086 1112 0x48 0xa
>[  644.775554] [drm:intel_dump_pipe_config], gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000
>[  644.775556] [drm:intel_dump_pipe_config], pch pfit: pos: 0x00000000, size: 0x00000000, disabled
>[  644.775557] [drm:intel_dump_pipe_config], ips: 1
>[  644.810987] [drm:ilk_check_wm], WM1: enabled
>[  644.810988] [drm:ilk_check_wm], WM2: enabled
>[  644.810990] [drm:ilk_check_wm], WM3: enabled
>[  644.810991] [drm:ilk_check_wm], WM4: enabled
>[  644.811000] [drm:intel_update_fbc], no output, disabling
>[  644.811006] [drm:__intel_set_power_well], Requesting to disable the power well
>[  644.811010] [drm:intel_ddi_put_crtc_pll], Disabling WRPLL 1
>[  644.811033] [drm:ironlake_update_plane], Writing base 000A1000 00000000 0 0 7680
>[  644.811037] [drm:intel_edp_psr_match_conditions], PSR disable by flag
>[  644.811042] [drm:intel_crtc_mode_set], [ENCODER:9:TMDS-9] set [MODE:0:1920x1080]
>[  644.811044] [drm:intel_ddi_mode_set], Preparing DDI mode on port A, pipe A
>[  644.811046] [drm:ironlake_edp_panel_vdd_on], Turn eDP VDD on
>[  644.811051] [drm:ironlake_wait_panel_power_cycle], Wait for panel power cycle
>[  644.811056] [drm:ironlake_wait_panel_status], mask b800000f value 00000000 status 00000000 control abcd0000
>[  644.811062] [drm:ironlake_edp_panel_vdd_on], PP_STATUS: 0x00000000 PP_CONTROL: 0xabcd0008
>[  644.811065] [drm:ironlake_edp_panel_vdd_on], eDP was not running
>[  645.012079] [drm:ironlake_edp_panel_on], Turn eDP power on
>[  645.012084] [drm:ironlake_wait_panel_power_cycle], Wait for panel power cycle
>[  645.012089] [drm:ironlake_wait_panel_status], mask b800000f value 00000000 status 00000000 control abcd0008
>[  645.012095] [drm:ironlake_wait_panel_on], Wait for panel power on
>[  645.012098] [drm:ironlake_wait_panel_status], mask b000000f value 80000008 status 0000000a control abcd000b
>[  645.221195] [drm:ironlake_edp_panel_vdd_off], Turn eDP VDD off 1
>[  645.221205] [drm:ironlake_panel_vdd_off_sync], PP_STATUS: 0xabcd000b PP_CONTROL: 0x80000008
>[  645.273252] [drm:intel_dp_set_signal_levels], Using signal levels 00000000
>[  645.273865] [drm:intel_dp_start_link_train], clock recovery OK
>[  645.273867] [drm:intel_dp_set_signal_levels], Using signal levels 00000000
>[  645.274786] [drm:intel_dp_complete_link_train], Channel EQ done. DP Training successful
>[  645.274945] [drm:ilk_check_wm], WM1: enabled
>[  645.274947] [drm:ilk_check_wm], WM2: enabled
>[  645.274949] [drm:ilk_check_wm], WM3: enabled
>[  645.274951] [drm:ilk_check_wm], WM4: enabled
>[  645.274953] [drm:ilk_check_wm], WM0: enabled
>[  645.326165] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  645.378189] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  645.378194] [drm:intel_update_fbc], framebuffer not tiled or fenced, disabling compression
>[  645.378359] [drm:ironlake_edp_backlight_on], 
>[  645.380201] [drm:intel_panel_actually_set_backlight], set backlight PWM = 765
>[  645.380204] [drm:intel_edp_psr_match_conditions], PSR disable by flag
>[  645.396204] [drm:intel_connector_check_state], [CONNECTOR:10:eDP-1]
>[  645.396209] [drm:check_encoder_state], [ENCODER:9:TMDS-9]
>[  645.396212] [drm:check_encoder_state], [ENCODER:17:TMDS-17]
>[  645.396215] [drm:check_encoder_state], [ENCODER:20:TMDS-20]
>[  645.396217] [drm:check_crtc_state], [CRTC:3]
>[  645.396224] [drm:check_crtc_state], [CRTC:5]
>[  645.396227] [drm:check_crtc_state], [CRTC:7]
>[  645.396233] [drm:intel_crtc_set_config], [CRTC:5] [FB:52] #connectors=1 (x y) (0 0)
>[  645.396235] [drm:intel_set_config_compute_mode_changes], inactive crtc, full mode set
>[  645.396238] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:5], mode_changed=1, fb_changed=0
>[  645.396240] [drm:intel_modeset_stage_output_state], encoder changed, full mode switch
>[  645.396243] [drm:intel_modeset_stage_output_state], [CONNECTOR:10:eDP-1] to [CRTC:3]
>[  645.396247] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:5]
>[  645.396249] [drm:intel_modeset_stage_output_state], crtc changed, full mode switch
>[  645.396252] [drm:intel_modeset_affected_pipes], set mode pipe masks: modeset: 2, prepare: 2, disable: 0
>[  645.396256] [drm:connected_sink_compute_bpp], [CONNECTOR:22:HDMI-A-2] checking for sink bpp constrains
>[  645.396261] [drm:intel_hdmi_compute_config], picking bpc to 8 for HDMI output
>[  645.396263] [drm:intel_hdmi_compute_config], forcing pipe bpc to 24 for HDMI
>[  645.396265] [drm:intel_modeset_pipe_config], plane bpp: 24, pipe bpp: 24, dithering: 0
>[  645.396268] [drm:intel_dump_pipe_config], [CRTC:5][modeset] config for pipe B
>[  645.396269] [drm:intel_dump_pipe_config], cpu_transcoder: B
>[  645.396271] [drm:intel_dump_pipe_config], pipe bpp: 24, dithering: 0
>[  645.396274] [drm:intel_dump_pipe_config], fdi/pch: 0, lanes: 0, gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0
>[  645.396276] [drm:intel_dump_pipe_config], requested mode:
>[  645.396282] [drm:drm_mode_debug_printmodeline], Modeline 0:"1920x1080" 60 148500 1920 2008 2052 2200 1080 1084 1089 1125 0x48 0x5
>[  645.396283] [drm:intel_dump_pipe_config], adjusted mode:
>[  645.396288] [drm:drm_mode_debug_printmodeline], Modeline 0:"1920x1080" 60 148500 1920 2008 2052 2200 1080 1084 1089 1125 0x48 0x5
>[  645.396291] [drm:intel_dump_pipe_config], gmch pfit: control: 0x00000000, ratios: 0x00000000, lvds border: 0x00000000
>[  645.396293] [drm:intel_dump_pipe_config], pch pfit: pos: 0x00000000, size: 0x00000000, disabled
>[  645.396295] [drm:intel_dump_pipe_config], ips: 0
>[  645.396299] [drm:__intel_set_power_well], Enabling power well
>[  645.396304] [drm:intel_ddi_pll_mode_set], Using WRPLL 1 on pipe B
>[  645.399629] [drm:intel_ddi_calculate_wrpll], WRPLL: 148500000Hz refresh rate with p=6, n2=33 r2=20
>[  645.399670] [drm:ironlake_update_plane], Writing base 000A1000 00000000 0 0 7680
>[  645.399675] [drm:intel_edp_psr_match_conditions], PSR disable by flag
>[  645.399679] [drm:intel_crtc_mode_set], [ENCODER:20:TMDS-20] set [MODE:0:1920x1080]
>[  645.399681] [drm:intel_ddi_mode_set], Preparing DDI mode on port C, pipe B
>[  645.399683] [drm:intel_ddi_mode_set], HDMI audio on pipe B on DDI
>[  645.399684] [drm:intel_ddi_mode_set], HDMI audio: write eld information
>[  645.399688] [drm:intel_write_eld], ELD on [CONNECTOR:22:HDMI-A-2], [ENCODER:20:TMDS-20]
>[  645.399690] [drm:haswell_write_eld], HDMI: Haswell Audio initialize....
>[  645.399692] [drm:haswell_write_eld], HDMI audio: enable codec
>[  645.451226] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  645.451228] [drm:haswell_write_eld], HDMI audio: pin eld vld status=0x00000040
>[  645.451231] [drm:haswell_write_eld], HDMI audio: eld vld status=0x00000050
>[  645.451233] [drm:haswell_write_eld], HDMI audio: audio conf: 0x0070fa60
>[  645.451235] [drm:haswell_write_eld], ELD on pipe B
>[  645.451240] [drm:haswell_write_eld], port num:0
>[  645.451242] [drm:haswell_write_eld], ELD size 7
>[  645.451406] [drm:ilk_check_wm], WM1: enabled
>[  645.451408] [drm:ilk_check_wm], WM2: enabled
>[  645.451410] [drm:ilk_check_wm], WM3: disabled
>[  645.451412] [drm:ilk_check_wm], WM0: enabled
>[  645.451414] [drm:ilk_check_wm], WM0: enabled
>[  645.503253] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  645.555280] [drm:ironlake_wait_for_vblank], vblank wait timed out
>[  645.555283] [drm:intel_update_fbc], more than one pipe active, disabling compression
>[  645.557285] [drm:intel_connector_check_state], [CONNECTOR:10:eDP-1]
>[  645.557290] [drm:intel_connector_check_state], [CONNECTOR:22:HDMI-A-2]
>[  645.557293] [drm:check_encoder_state], [ENCODER:9:TMDS-9]
>[  645.557296] [drm:check_encoder_state], [ENCODER:17:TMDS-17]
>[  645.557299] [drm:check_encoder_state], [ENCODER:20:TMDS-20]
>[  645.557301] [drm:check_crtc_state], [CRTC:3]
>[  645.557307] [drm:check_crtc_state], [CRTC:5]
>[  645.557313] [drm:check_crtc_state], [CRTC:7]
>[  645.557317] [drm:intel_crtc_set_config], [CRTC:7] [NOFB]
>[  645.557319] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:7], mode_changed=0, fb_changed=0
>[  645.557323] [drm:intel_modeset_stage_output_state], [CONNECTOR:10:eDP-1] to [CRTC:3]
>[  645.557325] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:5]
>[  645.557331] [drm:intel_crtc_set_config], [CRTC:3] [FB:52] #connectors=1 (x y) (0 0)
>[  645.557334] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:3], mode_changed=0, fb_changed=0
>[  645.557336] [drm:intel_modeset_stage_output_state], [CONNECTOR:10:eDP-1] to [CRTC:3]
>[  645.557339] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:5]
>[  645.557342] [drm:intel_crtc_set_config], [CRTC:5] [FB:52] #connectors=1 (x y) (0 0)
>[  645.557345] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:5], mode_changed=0, fb_changed=0
>[  645.557347] [drm:intel_modeset_stage_output_state], [CONNECTOR:10:eDP-1] to [CRTC:3]
>[  645.557350] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:5]
>[  645.557364] [drm:intel_crtc_set_config], [CRTC:3] [FB:52] #connectors=1 (x y) (0 0)
>[  645.557366] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:3], mode_changed=0, fb_changed=0
>[  645.557369] [drm:intel_modeset_stage_output_state], [CONNECTOR:10:eDP-1] to [CRTC:3]
>[  645.557372] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:5]
>[  645.557374] [drm:intel_crtc_set_config], [CRTC:5] [FB:52] #connectors=1 (x y) (0 0)
>[  645.557377] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:5], mode_changed=0, fb_changed=0
>[  645.557380] [drm:intel_modeset_stage_output_state], [CONNECTOR:10:eDP-1] to [CRTC:3]
>[  645.557382] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:5]
>[  645.573602] [drm:i915_driver_open], 
>[  645.573619] [drm:i915_driver_open], 
>[  645.574423] [drm:intel_crtc_cursor_set], cursor off
>[  645.574442] [drm:intel_crtc_set_config], [CRTC:3] [FB:52] #connectors=1 (x y) (0 0)
>[  645.574453] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:3], mode_changed=0, fb_changed=0
>[  645.574457] [drm:intel_modeset_stage_output_state], [CONNECTOR:10:eDP-1] to [CRTC:3]
>[  645.574461] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:5]
>[  645.574467] [drm:intel_crtc_cursor_set], cursor off
>[  645.574470] [drm:intel_crtc_set_config], [CRTC:5] [FB:52] #connectors=1 (x y) (0 0)
>[  645.574474] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:5], mode_changed=0, fb_changed=0
>[  645.574478] [drm:intel_modeset_stage_output_state], [CONNECTOR:10:eDP-1] to [CRTC:3]
>[  645.574482] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:5]
>[  645.574486] [drm:intel_crtc_cursor_set], cursor off
>[  645.574488] [drm:intel_crtc_set_config], [CRTC:7] [NOFB]
>[  645.574491] [drm:intel_set_config_compute_mode_changes], computed changes for [CRTC:7], mode_changed=0, fb_changed=0
>[  645.574495] [drm:intel_modeset_stage_output_state], [CONNECTOR:10:eDP-1] to [CRTC:3]
>[  645.574499] [drm:intel_modeset_stage_output_state], [CONNECTOR:22:HDMI-A-2] to [CRTC:5]

Actions: View

Attachments on bug 69404: 85895 | 87585 | 87586

Use of freedesktop.org services, including Bugzilla, is subject to our Code of Conduct. How we collect and use information is described in our Privacy Policy.