Attachment 90890 Details for Bug 72782 – 3.9.0, reverted commit fa55583, built at head b5644d0, after s3

3.9.0, reverted commit fa55583, built at head b5644d0, after s3

3.9.0-both-revert-s3-after.log (text/plain), 15.64 KB, created by Colin Ian King on 2013-12-17 18:11:46 UTC

(hide)

Description:

Filename:

MIME Type:

Creator: Colin Ian King

Created: 2013-12-17 18:11:46 UTC

Size: 15.64 KB

patch

obsolete

>                    PGETBL_CTL: 0x3ffc0001
>                      PGTBL_ER: 0x00000000
>                          EXCC: 0x00000000
>                       HWS_PGA: 0x36e67000
>                         IPEIR: 0x00000000
>                         IPEHR: 0x00000000
>                     INST_DONE: 0x7fffffc0
>                        NOP_ID: 0x00000000
>                        HWSTAM: 0xffffeffe
>                         SCPD0: 0x00000200
>                           IER: 0x00028053
>                           IIR: 0x00000000
>                           IMR: 0xfffd73ae
>                           ISR: 0x00000000
>                           EIR: 0x00000000
>                           EMR: 0xffffffed
>                           ESR: 0x00000000
>                       INST_PM: 0x00000000
>                       ECOSKPD: 0x00000306
>                           DCC: 0x000f0400 (single channel, XOR randomization: disabled, XOR bit: 11)
>                     CHDECMISC: 0x22b97420 (XOR bank/rank, ch2 enh disabled, ch1 enh disabled, ch0 enh disabled, flex disabled, ep not present)
>                        C0DRB0: 0x000f0400 (0x0400)
>                        C0DRB1: 0x0000000f (0x000f)
>                        C0DRB2: 0x00000000 (0x0000)
>                        C0DRB3: 0x01080000 (0x0000)
>                        C1DRB0: 0x00000000 (0x0000)
>                        C1DRB1: 0x00000000 (0x0000)
>                        C1DRB2: 0x00000000 (0x0000)
>                        C1DRB3: 0x00000000 (0x0000)
>                       C0DRA01: 0x04020108 (0x0108)
>                       C0DRA23: 0x00000402 (0x0402)
>                       C1DRA01: 0x00000000 (0x0000)
>                       C1DRA23: 0x00000000 (0x0000)
>                    PGETBL_CTL: 0x3ffc0001
>             VCLK_DIVISOR_VGA0: 0x00031108 (n = 3, m1 = 17, m2 = 8)
>             VCLK_DIVISOR_VGA1: 0x00031406 (n = 3, m1 = 20, m2 = 6)
>                 VCLK_POST_DIV: 0x00020002 (vga0 p1 = 4, p2 = 2, vga1 p1 = 2, p2 = 2)
>                     DPLL_TEST: 0x00010001 ()
>                  CACHE_MODE_0: 0x00006820
>                       D_STATE: 0x0000000b
>                 DSPCLK_GATE_D: 0x00000000 (clock gates disabled:)
>                RENCLK_GATE_D1: 0x00000000
>                RENCLK_GATE_D2: 0x00000000
>                         SDVOB: 0x00300000 (disabled, pipe A, stall disabled, not detected)
>                         SDVOC: 0x00300000 (disabled, pipe A, stall disabled, not detected)
>                       SDVOUDI: 0x000000ff
>                        DSPARB: 0x00001d9c
>                        FW_BLC: 0x011d010b
>                       FW_BLC2: 0x00000102
>                   FW_BLC_SELF: 0x0000803f
>                        DSPFW1: 0x00000000
>                        DSPFW2: 0x00000000
>                        DSPFW3: 0x00000000
>                          ADPA: 0x00000c00 (disabled, pipe A, -hsync, -vsync)
>                          LVDS: 0xc0300300 (enabled, pipe B, 18 bit, 1 channel)
>                          DVOA: 0x00000000 (disabled, pipe A, no stall, -hsync, -vsync)
>                          DVOB: 0x00300000 (disabled, pipe A, no stall, -hsync, -vsync)
>                          DVOC: 0x00300000 (disabled, pipe A, no stall, -hsync, -vsync)
>                   DVOA_SRCDIM: 0x00000000
>                   DVOB_SRCDIM: 0x00000000
>                   DVOC_SRCDIM: 0x00000000
>                   BLC_PWM_CTL: 0x7a137a12
>                  BLC_PWM_CTL2: 0x00000000
>                    PP_CONTROL: 0xabcd0001 (power target: on)
>                     PP_STATUS: 0xc0000008 (on, ready, sequencing idle)
>                  PP_ON_DELAYS: 0x00c809c4
>                 PP_OFF_DELAYS: 0x00c809c4
>                    PP_DIVISOR: 0x00270f05
>                  PFIT_CONTROL: 0x00000008
>               PFIT_PGM_RATIOS: 0x00000000
>               PORT_HOTPLUG_EN: 0x00000220
>             PORT_HOTPLUG_STAT: 0x00000000
>                      DSPACNTR: 0xd9000000 (enabled, pipe B)
>                    DSPASTRIDE: 0x00001000 (4096 bytes)
>                       DSPAPOS: 0x00000000 (0, 0)
>                      DSPASIZE: 0x025703ff (1024, 600)
>                      DSPABASE: 0x06000000
>                      DSPASURF: 0x00000000
>                   DSPATILEOFF: 0x00000000
>                     PIPEACONF: 0x80000000 (enabled, single-wide)
>                      PIPEASRC: 0x027f01df (640, 480)
>                     PIPEASTAT: 0x00000203 (status: VSYNC_INT_STATUS VBLANK_INT_STATUS OREG_UPDATE_STATUS)
>             PIPEA_GMCH_DATA_M: 0x00000000
>             PIPEA_GMCH_DATA_N: 0x00000000
>               PIPEA_DP_LINK_M: 0x00000000
>               PIPEA_DP_LINK_N: 0x00000000
>                 CURSOR_A_BASE: 0x00000000
>              CURSOR_A_CONTROL: 0x00000000
>             CURSOR_A_POSITION: 0x00000000
>                          FPA0: 0x00021203 (n = 2, m1 = 18, m2 = 3)
>                          FPA1: 0x00021203 (n = 2, m1 = 18, m2 = 3)
>                        DPLL_A: 0x94800000 (enabled, non-dvo, default clock, DAC/serial mode, p1 = 8, p2 = 10, SDVO mult 1)
>                     DPLL_A_MD: 0x00000000
>                      HTOTAL_A: 0x033f027f (640 active, 832 total)
>                      HBLANK_A: 0x033f027f (640 start, 832 end)
>                       HSYNC_A: 0x02bf0297 (664 start, 704 end)
>                      VTOTAL_A: 0x020701df (480 active, 520 total)
>                      VBLANK_A: 0x020701df (480 start, 520 end)
>                       VSYNC_A: 0x01ea01e8 (489 start, 491 end)
>                     BCLRPAT_A: 0x00000000
>                  VSYNCSHIFT_A: 0x00000000
>                      DSPBCNTR: 0x58000000 (disabled, pipe A)
>                    DSPBSTRIDE: 0x00001000 (4096 bytes)
>                       DSPBPOS: 0x00000000 (0, 0)
>                      DSPBSIZE: 0x01df027f (640, 480)
>                      DSPBBASE: 0x00020000
>                      DSPBSURF: 0x00000000
>                   DSPBTILEOFF: 0x00000000
>                     PIPEBCONF: 0x80000000 (enabled, single-wide)
>                      PIPEBSRC: 0x03ff0257 (1024, 600)
>                     PIPEBSTAT: 0x00020000 (status: VBLANK_INT_ENABLE)
>             PIPEB_GMCH_DATA_M: 0x00000000
>             PIPEB_GMCH_DATA_N: 0x00000000
>               PIPEB_DP_LINK_M: 0x00000000
>               PIPEB_DP_LINK_N: 0x00000000
>                 CURSOR_B_BASE: 0x00000000
>              CURSOR_B_CONTROL: 0x00000000
>             CURSOR_B_POSITION: 0x00000000
>                          FPB0: 0x00021105 (n = 2, m1 = 17, m2 = 5)
>                          FPB1: 0x00021105 (n = 2, m1 = 17, m2 = 5)
>                        DPLL_B: 0x98086000 (enabled, non-dvo, spread spectrum clock, LVDS mode, p1 = 4, p2 = 14, SDVO mult 1)
>                     DPLL_B_MD: 0x00000000
>                      HTOTAL_B: 0x04bf03ff (1024 active, 1216 total)
>                      HBLANK_B: 0x04bf03ff (1024 start, 1216 end)
>                       HSYNC_B: 0x044f042f (1072 start, 1104 end)
>                      VTOTAL_B: 0x02700257 (600 active, 625 total)
>                      VBLANK_B: 0x02700257 (600 start, 625 end)
>                       VSYNC_B: 0x0260025a (603 start, 609 end)
>                     BCLRPAT_B: 0x00000000
>                  VSYNCSHIFT_B: 0x00000000
>             VCLK_DIVISOR_VGA0: 0x00031108
>             VCLK_DIVISOR_VGA1: 0x00031406
>                 VCLK_POST_DIV: 0x00020002
>                      VGACNTRL: 0x80000000 (disabled)
>                        TV_CTL: 0x00000010
>                        TV_DAC: 0x70000000
>                      TV_CSC_Y: 0x00000000
>                     TV_CSC_Y2: 0x00000000
>                      TV_CSC_U: 0x00000000
>                     TV_CSC_U2: 0x00000000
>                      TV_CSC_V: 0x00000000
>                     TV_CSC_V2: 0x00000000
>                  TV_CLR_KNOBS: 0x00000000
>                  TV_CLR_LEVEL: 0x00000000
>                    TV_H_CTL_1: 0x00000000
>                    TV_H_CTL_2: 0x00000000
>                    TV_H_CTL_3: 0x00000000
>                    TV_V_CTL_1: 0x00000000
>                    TV_V_CTL_2: 0x00000000
>                    TV_V_CTL_3: 0x00000000
>                    TV_V_CTL_4: 0x00000000
>                    TV_V_CTL_5: 0x00000000
>                    TV_V_CTL_6: 0x00000000
>                    TV_V_CTL_7: 0x00000000
>                   TV_SC_CTL_1: 0x00000000
>                   TV_SC_CTL_2: 0x00000000
>                   TV_SC_CTL_3: 0x00000000
>                    TV_WIN_POS: 0x00000000
>                   TV_WIN_SIZE: 0x00000000
>               TV_FILTER_CTL_1: 0x00000000
>               TV_FILTER_CTL_2: 0x00000000
>               TV_FILTER_CTL_3: 0x00000000
>                 TV_CC_CONTROL: 0x00000000
>                    TV_CC_DATA: 0x00000000
>                   TV_H_LUMA_0: 0x00000000
>                  TV_H_LUMA_59: 0x00000000
>                 TV_H_CHROMA_0: 0x00000000
>                TV_H_CHROMA_59: 0x00000000
>                  FBC_CFB_BASE: 0x00000000
>                   FBC_LL_BASE: 0x00000000
>                   FBC_CONTROL: 0x00000000
>                   FBC_COMMAND: 0x00000000
>                    FBC_STATUS: 0x20000000
>                  FBC_CONTROL2: 0x00000000
>                 FBC_FENCE_OFF: 0x00000000
>                   FBC_MOD_NUM: 0x00000000
>                       MI_MODE: 0x00000200
>                  MI_ARB_STATE: 0x00000840
>                MI_RDRET_STATE: 0x00000000
>                       ECOSKPD: 0x00000306
>                          DP_B: 0x00000000
>                DPB_AUX_CH_CTL: 0x00000000
>              DPB_AUX_CH_DATA1: 0x00000000
>              DPB_AUX_CH_DATA2: 0x00000000
>              DPB_AUX_CH_DATA3: 0x00000000
>              DPB_AUX_CH_DATA4: 0x00000000
>              DPB_AUX_CH_DATA5: 0x00000000
>                          DP_C: 0x00000000
>                DPC_AUX_CH_CTL: 0x00000000
>              DPC_AUX_CH_DATA1: 0x00000000
>              DPC_AUX_CH_DATA2: 0x00000000
>              DPC_AUX_CH_DATA3: 0x00000000
>              DPC_AUX_CH_DATA4: 0x00000000
>              DPC_AUX_CH_DATA5: 0x00000000
>                          DP_D: 0x00000000
>                DPD_AUX_CH_CTL: 0x00000000
>              DPD_AUX_CH_DATA1: 0x00000000
>              DPD_AUX_CH_DATA2: 0x00000000
>              DPD_AUX_CH_DATA3: 0x00000000
>              DPD_AUX_CH_DATA4: 0x00000000
>              DPD_AUX_CH_DATA5: 0x00000000
>                    AUD_CONFIG: 0x00000000
>              AUD_HDMIW_STATUS: 0x00000000
>                AUD_CONV_CHCNT: 0x00000000
>                 VIDEO_DIP_CTL: 0x00000000
>                 AUD_PINW_CNTR: 0x00000000
>                   AUD_CNTL_ST: 0x00000000
>                   AUD_PIN_CAP: 0x00000000
>                  AUD_PINW_CAP: 0x00000000
>            AUD_PINW_UNSOLRESP: 0x00000000
>              AUD_OUT_DIG_CNVT: 0x00000000
>                 AUD_OUT_CWCAP: 0x00000000
>                   AUD_GRP_CAP: 0x00000000
>                      FENCE  0: 0x0a300001 (enabled, X tiled,  512 pitch, 0x0a300000 - 0x0a400000 (1024kb))
>                      FENCE  1: 0x0d100001 (enabled, X tiled,  512 pitch, 0x0d100000 - 0x0d200000 (1024kb))
>                      FENCE  2: 0x04400231 (enabled, X tiled, 4096 pitch, 0x04400000 - 0x04800000 (4096kb))
>                      FENCE  3: 0x0c500021 (enabled, X tiled, 2048 pitch, 0x0c500000 - 0x0c600000 (1024kb))
>                      FENCE  4: 0x02600021 (enabled, X tiled, 2048 pitch, 0x02600000 - 0x02700000 (1024kb))
>                      FENCE  5: 0x03c00231 (enabled, X tiled, 4096 pitch, 0x03c00000 - 0x04000000 (4096kb))
>                      FENCE  6: 0x0b500031 (enabled, X tiled, 4096 pitch, 0x0b500000 - 0x0b600000 (1024kb))
>                      FENCE  7: 0x00800231 (enabled, X tiled, 4096 pitch, 0x00800000 - 0x00c00000 (4096kb))
>                      FENCE  8: 0x06000231 (enabled, X tiled, 4096 pitch, 0x06000000 - 0x06400000 (4096kb))
>                      FENCE  9: 0x0ee00001 (enabled, X tiled,  512 pitch, 0x0ee00000 - 0x0ef00000 (1024kb))
>                     FENCE  10: 0x0e000131 (enabled, X tiled, 4096 pitch, 0x0e000000 - 0x0e200000 (2048kb))
>                     FENCE  11: 0x0ef00031 (enabled, X tiled, 4096 pitch, 0x0ef00000 - 0x0f000000 (1024kb))
>                     FENCE  12: 0x0d400001 (enabled, X tiled,  512 pitch, 0x0d400000 - 0x0d500000 (1024kb))
>                     FENCE  13: 0x0d600001 (enabled, X tiled,  512 pitch, 0x0d600000 - 0x0d700000 (1024kb))
>                     FENCE  14: 0x0d200001 (enabled, X tiled,  512 pitch, 0x0d200000 - 0x0d300000 (1024kb))
>                     FENCE  15: 0x0d500001 (enabled, X tiled,  512 pitch, 0x0d500000 - 0x0d600000 (1024kb))
>                 FENCE START 0: 0x06000231 (enabled, X tiled,  512 pitch, 0x0d500000 - 0x0d600000 (1024kb))
>                   FENCE END 0: 0x0ee00001 (enabled, X tiled,  512 pitch, 0x0d500000 - 0x0d600000 (1024kb))
>                 FENCE START 1: 0x0e000131 (enabled, X tiled,  512 pitch, 0x0d500000 - 0x0d600000 (1024kb))
>                   FENCE END 1: 0x0ef00031 (enabled, X tiled,  512 pitch, 0x0d500000 - 0x0d600000 (1024kb))
>                 FENCE START 2: 0x0d400001 (enabled, X tiled,  512 pitch, 0x0d500000 - 0x0d600000 (1024kb))
>                   FENCE END 2: 0x0d600001 (enabled, X tiled,  512 pitch, 0x0d500000 - 0x0d600000 (1024kb))
>                 FENCE START 3: 0x0d200001 (enabled, X tiled,  512 pitch, 0x0d500000 - 0x0d600000 (1024kb))
>                   FENCE END 3: 0x0d500001 (enabled, X tiled,  512 pitch, 0x0d500000 - 0x0d600000 (1024kb))
>                 FENCE START 4: 0x00000000 (enabled, X tiled,  512 pitch, 0x0d500000 - 0x0d600000 (1024kb))
>                   FENCE END 4: 0x00000000 (enabled, X tiled,  512 pitch, 0x0d500000 - 0x0d600000 (1024kb))
>                 FENCE START 5: 0x00000000 (enabled, X tiled,  512 pitch, 0x0d500000 - 0x0d600000 (1024kb))
>                   FENCE END 5: 0x00000000 (enabled, X tiled,  512 pitch, 0x0d500000 - 0x0d600000 (1024kb))
>                 FENCE START 6: 0x00000000 (enabled, X tiled,  512 pitch, 0x0d500000 - 0x0d600000 (1024kb))
>                   FENCE END 6: 0x00000000 (enabled, X tiled,  512 pitch, 0x0d500000 - 0x0d600000 (1024kb))
>                 FENCE START 7: 0x00000000 (enabled, X tiled,  512 pitch, 0x0d500000 - 0x0d600000 (1024kb))
>                   FENCE END 7: 0x00000000 (enabled, X tiled,  512 pitch, 0x0d500000 - 0x0d600000 (1024kb))
>                 FENCE START 8: 0x00000000 (enabled, X tiled,  512 pitch, 0x0d500000 - 0x0d600000 (1024kb))
>                   FENCE END 8: 0x00000000 (enabled, X tiled,  512 pitch, 0x0d500000 - 0x0d600000 (1024kb))
>                 FENCE START 9: 0x00000000 (enabled, X tiled,  512 pitch, 0x0d500000 - 0x0d600000 (1024kb))
>                   FENCE END 9: 0x00000000 (enabled, X tiled,  512 pitch, 0x0d500000 - 0x0d600000 (1024kb))
>                FENCE START 10: 0x00000000 (enabled, X tiled,  512 pitch, 0x0d500000 - 0x0d600000 (1024kb))
>                  FENCE END 10: 0x00000000 (enabled, X tiled,  512 pitch, 0x0d500000 - 0x0d600000 (1024kb))
>                FENCE START 11: 0x00000000 (enabled, X tiled,  512 pitch, 0x0d500000 - 0x0d600000 (1024kb))
>                  FENCE END 11: 0x00000000 (enabled, X tiled,  512 pitch, 0x0d500000 - 0x0d600000 (1024kb))
>                FENCE START 12: 0x00000000 (enabled, X tiled,  512 pitch, 0x0d500000 - 0x0d600000 (1024kb))
>                  FENCE END 12: 0x00000000 (enabled, X tiled,  512 pitch, 0x0d500000 - 0x0d600000 (1024kb))
>                FENCE START 13: 0x00000000 (enabled, X tiled,  512 pitch, 0x0d500000 - 0x0d600000 (1024kb))
>                  FENCE END 13: 0x00000000 (enabled, X tiled,  512 pitch, 0x0d500000 - 0x0d600000 (1024kb))
>                FENCE START 14: 0x00000000 (enabled, X tiled,  512 pitch, 0x0d500000 - 0x0d600000 (1024kb))
>                  FENCE END 14: 0x00000000 (enabled, X tiled,  512 pitch, 0x0d500000 - 0x0d600000 (1024kb))
>                FENCE START 15: 0x00000000 (enabled, X tiled,  512 pitch, 0x0d500000 - 0x0d600000 (1024kb))
>                  FENCE END 15: 0x00000000 (enabled, X tiled,  512 pitch, 0x0d500000 - 0x0d600000 (1024kb))
>                       INST_PM: 0x00000000
>pipe A dot 31500 n 2 m1 18 m2 3 p1 8 p2 10
>pipe B dot 45535 n 2 m1 17 m2 5 p1 4 p2 14

Actions: View

Attachments on bug 72782: 90873 | 90886 | 90887 | 90888 | 90889 | 90890 | 93360 | 110965 | 111040 | 111183 | 114972

Use of freedesktop.org services, including Bugzilla, is subject to our Code of Conduct. How we collect and use information is described in our Privacy Policy.