| Summary: | [CI] igt@.* - dmesg-warn - flip_done timed out | ||
|---|---|---|---|
| Product: | DRI | Reporter: | Martin Peres <martin.peres> |
| Component: | DRM/Intel | Assignee: | Intel GFX Bugs mailing list <intel-gfx-bugs> |
| Status: | CLOSED FIXED | QA Contact: | Intel GFX Bugs mailing list <intel-gfx-bugs> |
| Severity: | normal | ||
| Priority: | medium | CC: | intel-gfx-bugs |
| Version: | XOrg git | ||
| Hardware: | Other | ||
| OS: | All | ||
| Whiteboard: | ReadyForDev | ||
| i915 platform: | GM45 | i915 features: | display/atomic |
|
Description
Martin Peres
2018-04-13 12:07:53 UTC
Also replicated on many other tests: https://intel-gfx-ci.01.org/tree/drm-tip/drmtip_12/fi-ctg-p8600/igt@gem_tiled_fence_blits@basic.html https://intel-gfx-ci.01.org/tree/drm-tip/drmtip_12/fi-ctg-p8600/igt@kms_pipe_crc_basic@nonblocking-crc-pipe-a-frame-sequence.html https://intel-gfx-ci.01.org/tree/drm-tip/drmtip_12/fi-ctg-p8600/igt@syncobj_wait@multi-wait-all-for-submit-unsubmitted.html https://intel-gfx-ci.01.org/tree/drm-tip/drmtip_12/fi-ctg-p8600/igt@kms_chv_cursor_fail@pipe-a-128x128-top-edge.html https://intel-gfx-ci.01.org/tree/drm-tip/drmtip_12/fi-ctg-p8600/igt@gem_bad_reloc@negative-reloc-bltcopy.html https://intel-gfx-ci.01.org/tree/drm-tip/drmtip_12/fi-ctg-p8600/igt@perf_pmu@init-sema-vecs0.html Now also seen on BLB: https://intel-gfx-ci.01.org/tree/drm-tip/drmtip_62/fi-blb-e6850/igt@gem_exec_capture@capture-render.html https://intel-gfx-ci.01.org/tree/drm-tip/drmtip_62/fi-blb-e6850/igt@sw_sync@sync_merge_invalid.html https://intel-gfx-ci.01.org/tree/drm-tip/drmtip_62/fi-blb-e6850/igt@sw_sync@sync_merge.html [ 831.968057] [drm:drm_atomic_helper_wait_for_dependencies] *ERROR* [CRTC:32:pipe A] flip_done timed out [ 842.208046] [drm:drm_atomic_helper_wait_for_dependencies] *ERROR* [CONNECTOR:38:VGA-1] flip_done timed out [ 852.448044] [drm:drm_atomic_helper_wait_for_dependencies] *ERROR* [PLANE:28:plane A] flip_done timed out [ 862.688057] [drm:drm_atomic_helper_wait_for_flip_done] *ERROR* [CRTC:32:pipe A] flip_done timed out [ 872.928047] [drm:drm_atomic_helper_wait_for_dependencies] *ERROR* [CRTC:32:pipe A] flip_done timed out [ 883.168044] [drm:drm_atomic_helper_wait_for_dependencies] *ERROR* [CONNECTOR:38:VGA-1] flip_done timed out [ 893.408048] [drm:drm_atomic_helper_wait_for_dependencies] *ERROR* [PLANE:28:plane A] flip_done timed out [ 903.648047] [drm:drm_atomic_helper_wait_for_flip_done] *ERROR* [CRTC:32:pipe A] flip_done timed out (In reply to Martin Peres from comment #2) > Now also seen on BLB: <5>[ 224.968674] i915 0000:00:02.0: Resetting chip for Manually set wedged engine mask = ffffffffffffffff <7>[ 224.971891] [drm:intel_gpu_reset [i915]] rcs0: timed out on STOP_RING ... <7>[ 229.207101] [drm:intel_gpu_reset [i915]] rcs0: timed out on STOP_RING <3>[ 229.816053] i915 0000:00:02.0: Failed to reset chip <7>[ 229.816231] i915_gem_set_wedged rcs0 And I suppose the display engine is now semi-dead: <7>[ 231.345765] [drm:intel_enable_pipe [i915]] enabling pipe A <7>[ 231.377283] [drm:intel_gpu_reset [i915]] rcs0: timed out on STOP_RING <3>[ 241.632056] [drm:drm_atomic_helper_wait_for_flip_done] *ERROR* [CRTC:32:pipe A] flip_done timed out <3>[ 241.632287] [drm:intel_check_cpu_fifo_underruns [i915]] *ERROR* pipe A underrun I think that one deserves its own bug. Pretty sure I've fixed the ctg/elk flip_done issues now. commit 132c27c97cb958f637dc05adc35a61b47779bcd8 Author: Ville Syrjälä <ville.syrjala@linux.intel.com> Date: Mon Jun 11 23:02:55 2018 +0300 drm/i915: Fix PIPESTAT irq ack on i965/g4x Fingers crossed... (In reply to Ville Syrjala from comment #4) > commit 132c27c97cb958f637dc05adc35a61b47779bcd8 > Author: Ville Syrjälä <ville.syrjala@linux.intel.com> > Date: Mon Jun 11 23:02:55 2018 +0300 > > drm/i915: Fix PIPESTAT irq ack on i965/g4x > > Fingers crossed... Looks better, thanks! Closing, thanks. *** Bug 106918 has been marked as a duplicate of this bug. *** |
Use of freedesktop.org services, including Bugzilla, is subject to our Code of Conduct. How we collect and use information is described in our Privacy Policy.