Summary: | [Bisected] Segmentation fault on FS shader compilation (mat4x3 * mat4x3) | ||
---|---|---|---|
Product: | Mesa | Reporter: | andrii simiklit <andrey.simiklit.1989> |
Component: | Drivers/DRI/i965 | Assignee: | Intel 3D Bugs Mailing List <intel-3d-bugs> |
Status: | RESOLVED MOVED | QA Contact: | Intel 3D Bugs Mailing List <intel-3d-bugs> |
Severity: | not set | ||
Priority: | not set | Keywords: | bisected, regression |
Version: | git | ||
Hardware: | Other | ||
OS: | All | ||
Whiteboard: | |||
i915 platform: | i915 features: |
Description
andrii simiklit
2019-09-11 14:36:26 UTC
Bisected to: ad55b1a7701ad51234af3b9fc30f4c54d2546b86 is the first bad commit commit ad55b1a7701ad51234af3b9fc30f4c54d2546b86 Author: Timothy Arceri <timothy.arceri@collabora.com> Date: Wed Jan 18 10:28:22 2017 +1100 i965: remove GLSL IR optimisation loop The suggested solution: https://gitlab.freedesktop.org/mesa/mesa/merge_requests/1937 Test is in progress. Will be tomorrow. Test for that is here: https://gitlab.freedesktop.org/mesa/piglit/merge_requests/137 -- GitLab Migration Automatic Message -- This bug has been migrated to freedesktop.org's GitLab instance and has been closed from further activity. You can subscribe and participate further through the new bug through this link to our GitLab instance: https://gitlab.freedesktop.org/mesa/mesa/issues/1835. |
Use of freedesktop.org services, including Bugzilla, is subject to our Code of Conduct. How we collect and use information is described in our Privacy Policy.