| Summary: | clinfo mises Max clock frequency on r600 | ||
|---|---|---|---|
| Product: | Mesa | Reporter: | Fabian Deutsch <fabian.deutsch> |
| Component: | Drivers/Gallium/r600 | Assignee: | Default DRI bug account <dri-devel> |
| Status: | RESOLVED FIXED | QA Contact: | |
| Severity: | normal | ||
| Priority: | medium | CC: | i.gnatenko.brain, vinaykumarms356 |
| Version: | unspecified | ||
| Hardware: | Other | ||
| OS: | All | ||
| Whiteboard: | |||
| i915 platform: | i915 features: | ||
| Attachments: |
[PATCH rebased] drm/radeon: add query to fetch the max engine clock.
[PATCH v2 rebased 1/3] gallium: Add PIPE_COMPUTE_CAP_MAX_CLOCK_FREQUENCY [PATCH v2 rebased 2/3] radeon/compute: Implement PIPE_COMPUTE_CAP_MAX_CLOCK_FREQUENCY [PATCH v2 rebased 3/3] clover: Query drivers for max clock frequency |
||
This is unsupported at the moment. To get this to work you would need to add GPU clock speed to the RADEON_INFO ioctl in the kernel and also add a PIPE_COMPUTE_CAP for it. This shouldn't be too difficult to do, if you are interested. Here's the kernel patch: http://people.freedesktop.org/~agd5f/0001-drm-radeon-add-query-to-fetch-the-max-engine-clock.patch Here are the mesa changes: http://cgit.freedesktop.org/~tstellar/mesa/log/?h=clover-clock Can you test these? I have only compile tested them. Created attachment 92115 [details] [review] [PATCH rebased] drm/radeon: add query to fetch the max engine clock. (In reply to comment #2) > Here's the kernel patch: > http://people.freedesktop.org/~agd5f/0001-drm-radeon-add-query-to-fetch-the- > max-engine-clock.patch This patch doesn't apply to latest git tree. I've rebased it. (In reply to comment #4) > Created attachment 92115 [details] [review] [review] > [PATCH rebased] drm/radeon: add query to fetch the max engine clock. > > (In reply to comment #2) > > Here's the kernel patch: > > http://people.freedesktop.org/~agd5f/0001-drm-radeon-add-query-to-fetch-the- > > max-engine-clock.patch > This patch doesn't apply to latest git tree. I've rebased it. Have you been able to test the patches? Do they work? Created attachment 94288 [details] [review] [PATCH v2 rebased 1/3] gallium: Add PIPE_COMPUTE_CAP_MAX_CLOCK_FREQUENCY Tom, I've rebased you patches from your clover-clock branch. Kernel changes already merged. Created attachment 94289 [details] [review] [PATCH v2 rebased 2/3] radeon/compute: Implement PIPE_COMPUTE_CAP_MAX_CLOCK_FREQUENCY Created attachment 94290 [details] [review] [PATCH v2 rebased 3/3] clover: Query drivers for max clock frequency I've committed these patches. This will require a 3.14 or newer kernel. |
Use of freedesktop.org services, including Bugzilla, is subject to our Code of Conduct. How we collect and use information is described in our Privacy Policy.
$ clinfo Number of platforms 1 Platform Name Default Platform Vendor Mesa Platform Version OpenCL 1.1 MESA 10.0.2 Platform Profile FULL_PROFILE Platform Extensions cl_khr_icd Platform Name Default Number of devices 1 Device Name AMD PALM Device Vendor X.Org Device Version OpenCL 1.1 MESA 10.0.2 Driver Version 10.0.2 Device OpenCL C Version OpenCL C 1.1 Device Type GPU Device Profile FULL_PROFILE Max compute units 1 Max clock frequency 0MHz <-- Is missing Device Partition (n/a) Max work item dimensions 3 Max work item size[0] 256 Max work item size[1] 256 Max work item size[2] 256 Max work group size 256 Preferred work group size multiple 1 Preferred / native vector sizes char 16 / 16 short 8 / 8 int 4 / 4 long 2 / 2 half 0 / 0 (n/a) float 4 / 4 double 2 / 2 (n/a) Half-precision Floating-point support (n/a) <--- Is there floating-point support? Single-precision Floating-point support Denormals Yes Infinity and NANs Yes Round to nearest Yes Round to zero No Round to infinity No IEEE754-2008 fused multiply-add No Correctly-rounded divide and sqrt operations No Support is emulated in software No Double-precision Floating-point support (n/a) Address bits 32, Little-Endian Global memory size 201326592 ( 192MB) Error Correction support No Max memory allocation 50331648 ( 48MB) Unified memory for Host and Device Yes Minimum alignment for any data type 128 bytes Alignment of base address 128 bits (16 bytes) Global Memory cache type None Image support Yes Max number of samplers per kernel 16 Max 2D image size 32768x32768 pixels Max 3D image size 32768x32768x32768 pixels Max number of read image args 32 Max number of write image args 32 Local memory type Local Local memory size 32768 ( 32KB) Max constant buffer size 65536 ( 64KB) Max number of constant args 13 Max size of kernel argument 1024 Queue properties Out-of-order execution No Profiling Yes Profiling timer resolution 0ns Execution capabilities Run OpenCL kernels Yes Run native kernels No Device Available Yes Compiler Available Yes Device Extensions