Summary: | [HSW, regression, bisected, CTS] ES2-CTS.gtf.GL2FixedTests.scissor.scissor - segfault/asserts | ||
---|---|---|---|
Product: | Mesa | Reporter: | Marta Löfstedt <marta.lofstedt> |
Component: | Drivers/DRI/i965 | Assignee: | Ian Romanick <idr> |
Status: | RESOLVED FIXED | QA Contact: | Intel 3D Bugs Mailing List <intel-3d-bugs> |
Severity: | critical | ||
Priority: | medium | ||
Version: | 11.0 | ||
Hardware: | Other | ||
OS: | All | ||
Whiteboard: | |||
i915 platform: | i915 features: | ||
Bug Depends on: | |||
Bug Blocks: | 92778 |
Description
Marta Löfstedt
2016-02-02 08:18:40 UTC
The commit that cause the regression has been reverted: commit 5e090079e128580be16f7679b7f8a194102c5a2d Author: Roland Scheidegger <sroland@vmware.com> Date: Tue Feb 2 15:45:59 2016 +0100 Revert "i965: Provide sse2 version for rgba8 <-> bgra8 swizzle" This reverts commit ab30426e335116e29473faaafe8b57ec760516ee. Marta, what were your compilation options? I didn't see this failure in our CI, and we don't specify any particular sse configuration options. I'd like to figure out why this wasn't flagged by our CI. This is my typical configuration when building MESA: --enable-shared-glapi --without-gallium-drivers --with-dri-drivers=i965 --disable-dri3 --enable-glx-tls --enable-debug This has now been fixed for the SSSE3 case. We should be able to add Rolland's code back in. |
Use of freedesktop.org services, including Bugzilla, is subject to our Code of Conduct. How we collect and use information is described in our Privacy Policy.