Attachment 37078 Details for Bug 29081 – Register dump after suspend

intel-regs.2 (text/plain), 8.72 KB, created by Philippe Troin on 2010-07-15 10:18:34 UTC

(hide)

Description:

Filename:

MIME Type:

Creator: Philippe Troin

Created: 2010-07-15 10:18:34 UTC

Size: 8.72 KB

patch

obsolete

>          PGETBL_CTL: 0x00000001
>     GEN6_INSTDONE_1: 0xfffffffe
>     GEN6_INSTDONE_2: 0xffffffff
>        CPU_VGACNTRL: 0x80000000 (disabled)
>DIGITAL_PORT_HOTPLUG: 0x00000000
>           RR_HW_CTL: 0x00000000 (low 0, high 0)
>      FDI_PLL_BIOS_0: 0x082b3019
>      FDI_PLL_BIOS_1: 0x00000000
>      FDI_PLL_BIOS_2: 0x00000000
>DISPLAY_PORT_PLL_BIO: 0x0807012b
>DISPLAY_PORT_PLL_BIO: 0x00000000
>DISPLAY_PORT_PLL_BIO: 0x00000000
>    FDI_PLL_FREQ_CTL: 0x00053687
>           PIPEACONF: 0xc0000040 (enabled, active, 6bpc)
>            HTOTAL_A: 0x058904ff (1280 active, 1418 total)
>            HBLANK_A: 0x058904ff (1280 start, 1418 end)
>             HSYNC_A: 0x05430527 (1320 start, 1348 end)
>            VTOTAL_A: 0x032d031f (800 active, 814 total)
>            VBLANK_A: 0x032d031f (800 start, 814 end)
>             VSYNC_A: 0x03250321 (802 start, 806 end)
>        VSYNCSHIFT_A: 0x00000000
>            PIPEASRC: 0x04ff031f (1280, 800)
>       PIPEA_DATA_M1: 0x7e49eb85 (TU 64, val 0x49eb85 4844421)
>       PIPEA_DATA_N1: 0x00800000 (val 0x800000 8388608)
>       PIPEA_DATA_M2: 0x00000000 (TU 1, val 0x0 0)
>       PIPEA_DATA_N2: 0x00000000 (val 0x0 0)
>       PIPEA_LINK_M1: 0x00020da7 (val 0x20da7 134567)
>       PIPEA_LINK_N1: 0x00080000 (val 0x80000 524288)
>       PIPEA_LINK_M2: 0x00000000 (val 0x0 0)
>       PIPEA_LINK_N2: 0x00000000 (val 0x0 0)
>            DSPACNTR: 0xd8004000 (enabled)
>            DSPABASE: 0x00000000
>          DSPASTRIDE: 0x00001400 (80)
>            DSPASURF: 0x02050000
>         DSPATILEOFF: 0x00000000 (0, 0)
>           PIPEBCONF: 0x00000000 (disabled, inactive, 8bpc)
>            HTOTAL_B: 0x00000000 (1 active, 1 total)
>            HBLANK_B: 0x00000000 (1 start, 1 end)
>             HSYNC_B: 0x00000000 (1 start, 1 end)
>            VTOTAL_B: 0x00000000 (1 active, 1 total)
>            VBLANK_B: 0x00000000 (1 start, 1 end)
>             VSYNC_B: 0x00000000 (1 start, 1 end)
>        VSYNCSHIFT_B: 0x00000000
>            DSPBCNTR: 0x00000000 (disabled)
>            DSPBBASE: 0x00000000
>          DSPBSTRIDE: 0x00000000 (0)
>            DSPBSURF: 0x00000000
>         DSPBTILEOFF: 0x00000000 (0, 0)
>            PIPEBSRC: 0x00000000 (1, 1)
>       PIPEB_DATA_M1: 0x00000000 (TU 1, val 0x0 0)
>       PIPEB_DATA_N1: 0x00000000 (val 0x0 0)
>       PIPEB_DATA_M2: 0x00000000 (TU 1, val 0x0 0)
>       PIPEB_DATA_N2: 0x00000000 (val 0x0 0)
>       PIPEB_LINK_M1: 0x00000000 (val 0x0 0)
>       PIPEB_LINK_N1: 0x00000000 (val 0x0 0)
>       PIPEB_LINK_M2: 0x00000000 (val 0x0 0)
>       PIPEB_LINK_N2: 0x00000000 (val 0x0 0)
>           PFA_CTL_1: 0x00000000 (disable, auto_scale yes, auto_scale_cal no, v_filter enable, vadapt disable, mode least, filter_sel programmed,chroma pre-filter disable, vert3tap auto, v_inter_invert field 1)
>           PFB_CTL_1: 0x00000000 (disable, auto_scale yes, auto_scale_cal no, v_filter enable, vadapt disable, mode least, filter_sel programmed,chroma pre-filter disable, vert3tap auto, v_inter_invert field 1)
>         PFA_WIN_POS: 0x00000000 (0, 0)
>         PFB_WIN_POS: 0x00000000 (0, 0)
>        PFA_WIN_SIZE: 0x00000000 (0, 0)
>        PFB_WIN_SIZE: 0x00000000 (0, 0)
>    PCH_DREF_CONTROL: 0x00005402 (cpu source downspread, ssc_source enable, nonspread_source enable, superspread_source disable, ssc4_mode downspread, ssc1 enable, ssc4 disable)
>     PCH_RAWCLK_FREQ: 0x0000007d (FDL_TP1 timer 0.5us, FDL_TP2 timer 1.5us, freq 125)
>    PCH_DPLL_TMR_CFG: 0x0271186a
>      PCH_SSC4_PARMS: 0x00000000
>  PCH_SSC4_AUX_PARMS: 0x00000000
> PCH_DPLL_ANALOG_CTL: 0x00008000
>          PCH_DPLL_A: 0x04800080 (disable, sdvo high speed no, mode (null), p2 (null), FPA0 P1 8, FPA1 P1 8, refclk default 120Mhz, sdvo/hdmi mul 1)
>          PCH_DPLL_B: 0x04800080 (disable, sdvo high speed no, mode (null), p2 (null), FPA0 P1 8, FPA1 P1 8, refclk default 120Mhz, sdvo/hdmi mul 1)
>            PCH_FPA0: 0x00030d07 (n = 3, m1 = 13, m2 = 7)
>            PCH_FPA1: 0x00000003 (n = 0, m1 = 0, m2 = 3)
>            PCH_FPB0: 0x00030d07 (n = 3, m1 = 13, m2 = 7)
>            PCH_FPB1: 0x00030d07 (n = 3, m1 = 13, m2 = 7)
>      TRANS_HTOTAL_A: 0x00000000 (1 active, 1 total)
>      TRANS_HBLANK_A: 0x00000000 (1 start, 1 end)
>       TRANS_HSYNC_A: 0x00000000 (1 start, 1 end)
>      TRANS_VTOTAL_A: 0x00000000 (1 active, 1 total)
>      TRANS_VBLANK_A: 0x00000000 (1 start, 1 end)
>       TRANS_VSYNC_A: 0x00000000 (1 start, 1 end)
>      TRANSA_DATA_M1: 0x00000000 (TU 1, val 0x0 0)
>      TRANSA_DATA_N1: 0x00000000 (val 0x0 0)
>      TRANSA_DATA_M2: 0x00000000 (TU 1, val 0x0 0)
>      TRANSA_DATA_N2: 0x00000000 (val 0x0 0)
>   TRANSA_DP_LINK_M1: 0x00000000 (val 0x0 0)
>   TRANSA_DP_LINK_N1: 0x00000000 (val 0x0 0)
>   TRANSA_DP_LINK_M2: 0x00000000 (val 0x0 0)
>   TRANSA_DP_LINK_N2: 0x00000000 (val 0x0 0)
>      TRANS_HTOTAL_B: 0x00000000 (1 active, 1 total)
>      TRANS_HBLANK_B: 0x00000000 (1 start, 1 end)
>       TRANS_HSYNC_B: 0x00000000 (1 start, 1 end)
>      TRANS_VTOTAL_B: 0x00000000 (1 active, 1 total)
>      TRANS_VBLANK_B: 0x00000000 (1 start, 1 end)
>       TRANS_VSYNC_B: 0x00000000 (1 start, 1 end)
>      TRANSB_DATA_M1: 0x00000000 (TU 1, val 0x0 0)
>      TRANSB_DATA_N1: 0x00000000 (val 0x0 0)
>      TRANSB_DATA_M2: 0x00000000 (TU 1, val 0x0 0)
>      TRANSB_DATA_N2: 0x00000000 (val 0x0 0)
>   TRANSB_DP_LINK_M1: 0x00000000 (val 0x0 0)
>   TRANSB_DP_LINK_N1: 0x00000000 (val 0x0 0)
>   TRANSB_DP_LINK_M2: 0x00000000 (val 0x0 0)
>   TRANSB_DP_LINK_N2: 0x00000000 (val 0x0 0)
>      TRANS_HTOTAL_C: 0x00000000 (1 active, 1 total)
>      TRANS_HBLANK_C: 0x00000000 (1 start, 1 end)
>       TRANS_HSYNC_C: 0x00000000 (1 start, 1 end)
>      TRANS_VTOTAL_C: 0x00000000 (1 active, 1 total)
>      TRANS_VBLANK_C: 0x00000044 (69 start, 1 end)
>       TRANS_VSYNC_C: 0x00000000 (1 start, 1 end)
>      TRANSC_DATA_M1: 0x00000000 (TU 1, val 0x0 0)
>      TRANSC_DATA_N1: 0x00000000 (val 0x0 0)
>      TRANSC_DATA_M2: 0x00000000 (TU 1, val 0x0 0)
>      TRANSC_DATA_N2: 0x00000000 (val 0x0 0)
>   TRANSC_DP_LINK_M1: 0x00000000 (val 0x0 0)
>   TRANSC_DP_LINK_N1: 0x00000000 (val 0x0 0)
>   TRANSC_DP_LINK_M2: 0x00000000 (val 0x0 0)
>   TRANSC_DP_LINK_N2: 0x00ffffff (val 0xffffff 16777215)
>          TRANSACONF: 0x00000000 (disable, inactive)
>          TRANSBCONF: 0x00000000 (disable, inactive)
>          TRANSCCONF: 0x00000000 (disable, inactive)
>         FDI_TXA_CTL: 0x00044000 (disable, train pattern pattern_1, voltage swing 0.4V,pre-emphasis none, port width X1, enhanced framing enable, FDI PLL enable, scrambing enable, master mode disable)
>         FDI_TXB_CTL: 0x00044000 (disable, train pattern pattern_1, voltage swing 0.4V,pre-emphasis none, port width X1, enhanced framing enable, FDI PLL enable, scrambing enable, master mode disable)
>         FDI_RXA_CTL: 0x00000040 (disable, train pattern pattern_1, port width X1, 8bpc,link_reverse_strap_overwrite no, dmi_link_reverse no, FDI PLL disable,FS ecc disable, FE ecc disable, FS err report disable, FE err report disable,scrambing enable, enhanced framing enable, RawClk)
>         FDI_RXB_CTL: 0x00000040 (disable, train pattern pattern_1, port width X1, 8bpc,link_reverse_strap_overwrite no, dmi_link_reverse no, FDI PLL disable,FS ecc disable, FE ecc disable, FS err report disable, FE err report disable,scrambing enable, enhanced framing enable, RawClk)
>         FDI_RXC_CTL: 0x00000000 (disable, train pattern pattern_1, port width X1, 8bpc,link_reverse_strap_overwrite no, dmi_link_reverse no, FDI PLL disable,FS ecc disable, FE ecc disable, FS err report disable, FE err report disable,scrambing enable, enhanced framing disable, RawClk)
>        FDI_RXA_MISC: 0x00000080 (FDI Delay 128)
>        FDI_RXB_MISC: 0x00000080 (FDI Delay 128)
>        FDI_RXC_MISC: 0x00000000 (FDI Delay 0)
>     FDI_RXA_TUSIZE1: 0x7e000000
>     FDI_RXA_TUSIZE2: 0x7e000000
>     FDI_RXB_TUSIZE1: 0x7e000000
>     FDI_RXB_TUSIZE2: 0x7e000000
>     FDI_RXC_TUSIZE1: 0x00000000
>     FDI_RXC_TUSIZE2: 0x00000000
>       FDI_PLL_CTL_1: 0x33505248
>       FDI_PLL_CTL_2: 0x00000000
>         FDI_RXA_IIR: 0x00000000
>         FDI_RXA_IMR: 0x000007ff
>         FDI_RXB_IIR: 0x00000000
>         FDI_RXB_IMR: 0x000007ff
>            PCH_ADPA: 0x00f40018 (disabled, transcoder A, +hsync, +vsync)
>               HDMIB: 0x0000001c (disabled pipe A 8bpc SDVO DVI audio disabled +vsync +hsync detected)
>               HDMIC: 0x00000018 (disabled pipe A 8bpc SDVO DVI audio disabled +vsync +hsync non-detected)
>               HDMID: 0x0000001c (disabled pipe A 8bpc SDVO DVI audio disabled +vsync +hsync detected)
>            PCH_LVDS: 0x40000000 (disabled, pipe B, 18 bit, 1 channel)
>           PCH_eDP_A: 0xb0044004
>            PCH_DP_B: 0x0000001c
>            PCH_DP_C: 0x00000018
>            PCH_DP_D: 0x0000001c
>    BLC_PWM_CPU_CTL2: 0x80000000
>     BLC_PWM_CPU_CTL: 0x00000273
>    BLC_PWM_PCH_CTL1: 0x80000000
>    BLC_PWM_PCH_CTL2: 0x02880288
>       PCH_PP_STATUS: 0x0000000a
>      PCH_PP_CONTROL: 0x00000007
>    PCH_PP_ON_DELAYS: 0x47d0000a
>   PCH_PP_OFF_DELAYS: 0x01f407d0
>      PCH_PP_DIVISOR: 0x00186906

Actions: View

Attachments on bug 29081: 37076 | 37077 | 37078 | 37079

Use of freedesktop.org services, including Bugzilla, is subject to our Code of Conduct. How we collect and use information is described in our Privacy Policy.