https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_3893/fi-cnl-drrs/igt@drv_module_reload@basic-reload.html https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_3893/fi-cnl-drrs/igt@drv_module_reload@basic-reload-inject.html https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_3893/fi-cnl-drrs/igt@drv_module_reload@basic-no-display.html [ 452.418902] [drm] GuC: No firmware known for this platform! [ 452.418907] [drm] HuC: No firmware known for this platform! [ 452.443107] [drm:intel_print_wm_latency [i915]] *ERROR* Gen9 Plane WM1 latency not provided [ 452.443190] [drm:intel_print_wm_latency [i915]] *ERROR* Gen9 Plane WM2 latency not provided [ 452.443255] [drm:intel_print_wm_latency [i915]] *ERROR* Gen9 Plane WM3 latency not provided [ 452.443318] [drm:intel_print_wm_latency [i915]] *ERROR* Gen9 Plane WM4 latency not provided [ 452.443380] [drm:intel_print_wm_latency [i915]] *ERROR* Gen9 Plane WM5 latency not provided [ 452.443441] [drm:intel_print_wm_latency [i915]] *ERROR* Gen9 Plane WM6 latency not provided [ 452.443503] [drm:intel_print_wm_latency [i915]] *ERROR* Gen9 Plane WM7 latency not provided [ 453.710831] Setting dangerous option reset - tainting kernel [ 457.466231] [drm] GuC: No firmware known for this platform! [ 457.466235] [drm] HuC: No firmware known for this platform! [ 457.489068] [drm:intel_print_wm_latency [i915]] *ERROR* Gen9 Plane WM1 latency not provided [ 457.489158] [drm:intel_print_wm_latency [i915]] *ERROR* Gen9 Plane WM2 latency not provided [ 457.489220] [drm:intel_print_wm_latency [i915]] *ERROR* Gen9 Plane WM3 latency not provided [ 457.489281] [drm:intel_print_wm_latency [i915]] *ERROR* Gen9 Plane WM4 latency not provided [ 457.489340] [drm:intel_print_wm_latency [i915]] *ERROR* Gen9 Plane WM5 latency not provided [ 457.489399] [drm:intel_print_wm_latency [i915]] *ERROR* Gen9 Plane WM6 latency not provided [ 457.489458] [drm:intel_print_wm_latency [i915]] *ERROR* Gen9 Plane WM7 latency not provided [ 458.772800] Setting dangerous option reset - tainting kernel
Also seen on CNL-psr: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_3970/fi-cnl-psr/igt@drv_module_reload@basic-reload.html [ 511.704013] Setting dangerous option enable_psr - tainting kernel [ 511.704018] Setting dangerous option inject_load_failure - tainting kernel [ 511.995575] Setting dangerous option enable_psr - tainting kernel [ 512.013060] [drm] GuC: No firmware known for this platform! [ 512.013063] [drm] HuC: No firmware known for this platform! [ 512.041181] [drm:intel_print_wm_latency [i915]] *ERROR* Gen9 Plane WM1 latency not provided [ 512.041279] [drm:intel_print_wm_latency [i915]] *ERROR* Gen9 Plane WM2 latency not provided [ 512.041372] [drm:intel_print_wm_latency [i915]] *ERROR* Gen9 Plane WM3 latency not provided [ 512.041503] [drm:intel_print_wm_latency [i915]] *ERROR* Gen9 Plane WM4 latency not provided [ 512.041602] [drm:intel_print_wm_latency [i915]] *ERROR* Gen9 Plane WM5 latency not provided [ 512.041701] [drm:intel_print_wm_latency [i915]] *ERROR* Gen9 Plane WM6 latency not provided [ 512.041800] [drm:intel_print_wm_latency [i915]] *ERROR* Gen9 Plane WM7 latency not provided [ 513.333580] Setting dangerous option reset - tainting kernel
Document some information: this looks like BIOS/PCode issue, Error is while we are reading latencies values from PCODE
(In reply to Jani Saarinen from comment #2) > Document some information: > this looks like BIOS/PCode issue, Error is while we are reading latencies > values from PCODE Right, not our bug then!
Also seen on all CNL self tests: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_4559/fi-cnl-psr/igt@drv_selftest@live_hangcheck.html https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_4559/fi-cnl-psr/igt@drv_selftest@live_guc.html https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_4559/fi-cnl-psr/igt@drv_selftest@live_execlists.html https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_4559/fi-cnl-psr/igt@drv_selftest@live_hangcheck.html ...
Use of freedesktop.org services, including Bugzilla, is subject to our Code of Conduct. How we collect and use information is described in our Privacy Policy.