Bug 109651 - APL: eDP not recognized at power on
Summary: APL: eDP not recognized at power on
Status: CLOSED WORKSFORME
Alias: None
Product: DRI
Classification: Unclassified
Component: DRM/Intel (show other bugs)
Version: XOrg git
Hardware: Other All
: medium normal
Assignee: Intel GFX Bugs mailing list
QA Contact: Intel GFX Bugs mailing list
URL:
Whiteboard: Triaged
Keywords:
Depends on:
Blocks:
 
Reported: 2019-02-16 00:27 UTC by Satyeshwar Singh
Modified: 2019-04-12 09:01 UTC (History)
1 user (show)

See Also:
i915 platform: BXT
i915 features: display/eDP


Attachments
dmesg.txt (173.71 KB, text/plain)
2019-02-16 00:27 UTC, Satyeshwar Singh
no flags Details

Note You need to log in before you can comment on or make changes to this bug.
Description Satyeshwar Singh 2019-02-16 00:27:42 UTC
Created attachment 143384 [details]
dmesg.txt

After this change:
====
commit 448aa9117cfa6591c4e18cb32a0329a66b9cd3b7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date:   Tue Nov 28 11:01:47 2017 +0000

    drm/i915: Enable hotplug polling after registering the outputs

====

eDP is not working for our APL platform. I have an eDP panel connected to it but it doesn't show up as connected at power on. Please find my VBT info as well as a dmesg log with drm.debug=0x1e.

VBT Info:

VBT header:
	VBT signature:		"$VBT BROXTON        "
	VBT version:		0x0064 (1.0)
	VBT header size:	0x0030 (48)
	VBT size:		0x18d8 (6360)
	VBT checksum:		0x50
	BDB offset:		0x00000030 (48)

BDB header:
	BDB signature:		"BIOS_DATA_BLOCK "
	BDB version:		207
	BDB header size:	0x0016 (22)
	BDB size:		0x18a7 (6311)

BDB blocks present:
	  1   2   3   6   7   8   9  10  12  13  17  18  20  26  27  28
	 31  32  40  41  42  43  44  46  51  52  53  54  55 252 253 254

BDB block 1 - General features block:
	Panel fitting: text & graphics
	Flexaim: yes
	Message: yes
	Clear screen: 0
	DVO color flip required: no
	External VBT: no
	Enable SSC: no
	LFP on override: no
	Disable SSC on clone: no
	Underscan support for VGA timings: no
	Dynamic CD clock: yes
	Hotplug support in VBIOS: no
	Disable smooth vision: no
	Single DVI for CRT/DVI: no
	Enable 180 degree rotation: no
	Inverted FDI Rx polarity: no
	Extended VBIOS mode: no
	Copy iLFP DTD to SDVO LVDS DTD: no
	Best fit panel timing algorithm: no
	Ignore strap state: no
	Legacy monitor detect: yes
	Integrated CRT: no
	Integrated TV: no
	Integrated EFP: no
	DP SSC enable: no
	DP SSC dongle supported: no

BDB block 2 - General definitions block:
	CRT DDC GMBUS addr: 0x02
	Use ACPI DPMS CRT power states: no
	Skip CRT detect at boot: no
	Use DPMS on AIM devices: yes
	Boot display type: 0x0000
	Child device size: 38
	Child device count: 8
	Child device info:
		Device handle: 0x0008 (LFP 1 (eDP))
		Device type: 0x1806 (unknown)
			Internal connector
			DisplayPort output
			Digital output
		I2C speed: 0x00
		DP onboard redriver: 0x00
		DP ondock redriver: 0x00
		HDMI level shifter value: 0x00
		HDMI max data rate: 0x00
		Offset to DTD buffer for edidless CHILD: 0x00
		Edidless EFP: no
		Compression enable: no
		Compression method CPS: no
		Dual pipe ganged eDP: no
		Compression structure index: 0x00)
		Slave DDI port: 0x20 (unknown)
		AIM offset: 0
		DVO Port: 0x0a (DP-A)
		AIM I2C pin: 0x00
		AIM Slave address: 0x00
		DDC pin: 0x03
		EDID buffer ptr: 0x00
		DVO config: 0x00
		EFP routed through dock: no
		Lane reversal: no
		Onboard LSPCON: no
		Iboost enable: no
		HPD sense invert: no
		HDMI compatible? no
		DP compatible? no
		TMDS compatible? no
		Aux channel: 0x40
		Dongle detect: 0x00
		Pipe capabilities: 0x00
		SDVO stall signal available: no
		Hotplug connect status: 0x00
		Integrated encoder instead of SDVO: yes
		DVO wiring: 0x00
		MIPI bridge type: 00 (unknown)
		Device class extension: 0x00
		DVO function: 0x00
		DP USB type C support: no
		2X DP GPIO index: 0x00
		2X DP GPIO pin number: 0x00
		IBoost level for HDMI: 0x00
		IBoost level for DP/eDP: 0x00
	Child device info:
		Device handle: 0x0004 (EFP 1 (HDMI/DVI/DP))
		Device type: 0x60d2 (DVI-D)
			Power management
			Hotplug signaling
			HDMI output
			Content protection
			High speed link
			TMDS/DVI signaling
			Digital output
		I2C speed: 0x00
		DP onboard redriver: 0x10
		DP ondock redriver: 0x10
		HDMI level shifter value: 0x08
		HDMI max data rate: 0x00
		Offset to DTD buffer for edidless CHILD: 0x8ea
		Edidless EFP: no
		Compression enable: no
		Compression method CPS: no
		Dual pipe ganged eDP: no
		Compression structure index: 0x00)
		Slave DDI port: 0x20 (unknown)
		AIM offset: 0
		DVO Port: 0x01 (HDMI-B)
		AIM I2C pin: 0x00
		AIM Slave address: 0x00
		DDC pin: 0x01
		EDID buffer ptr: 0x00
		DVO config: 0x00
		EFP routed through dock: no
		Lane reversal: no
		Onboard LSPCON: no
		Iboost enable: no
		HPD sense invert: yes
		HDMI compatible? no
		DP compatible? no
		TMDS compatible? no
		Aux channel: 0x10
		Dongle detect: 0x01
		Pipe capabilities: 0x00
		SDVO stall signal available: no
		Hotplug connect status: 0x00
		Integrated encoder instead of SDVO: yes
		DVO wiring: 0x01
		MIPI bridge type: 00 (unknown)
		Device class extension: 0x00
		DVO function: 0x00
		DP USB type C support: no
		2X DP GPIO index: 0x00
		2X DP GPIO pin number: 0x00
		IBoost level for HDMI: 0x00
		IBoost level for DP/eDP: 0x00
	Child device info:
		Device handle: 0x0040 (EFP 2 (HDMI/DVI/DP))
		Device type: 0x60d2 (DVI-D)
			Power management
			Hotplug signaling
			HDMI output
			Content protection
			High speed link
			TMDS/DVI signaling
			Digital output
		I2C speed: 0x00
		DP onboard redriver: 0x10
		DP ondock redriver: 0x10
		HDMI level shifter value: 0x08
		HDMI max data rate: 0x00
		Offset to DTD buffer for edidless CHILD: 0x8fc
		Edidless EFP: no
		Compression enable: no
		Compression method CPS: no
		Dual pipe ganged eDP: no
		Compression structure index: 0x00)
		Slave DDI port: 0x20 (unknown)
		AIM offset: 0
		DVO Port: 0x02 (HDMI-C)
		AIM I2C pin: 0x00
		AIM Slave address: 0x00
		DDC pin: 0x02
		EDID buffer ptr: 0x00
		DVO config: 0x00
		EFP routed through dock: no
		Lane reversal: no
		Onboard LSPCON: no
		Iboost enable: no
		HPD sense invert: yes
		HDMI compatible? no
		DP compatible? no
		TMDS compatible? no
		Aux channel: 0x20
		Dongle detect: 0x01
		Pipe capabilities: 0x00
		SDVO stall signal available: no
		Hotplug connect status: 0x00
		Integrated encoder instead of SDVO: yes
		DVO wiring: 0x01
		MIPI bridge type: 00 (unknown)
		Device class extension: 0x00
		DVO function: 0x00
		DP USB type C support: no
		2X DP GPIO index: 0x00
		2X DP GPIO pin number: 0x00
		IBoost level for HDMI: 0x00
		IBoost level for DP/eDP: 0x00

BDB block 3 - Unknown, no decoding available:

BDB block 6 - Unknown, no decoding available:

BDB block 7 - Unknown, no decoding available:

BDB block 8 - Unknown, no decoding available:

BDB block 9 - PSR block:
	Panel 0 *
		Full link: no
		Require AUX to wakeup: no
		Lines to wait before link standby: 0
		Idle frames to for PSR enable: 0
		TP1 wakeup time: 200 usec (0x2)
		TP2/TP3 wakeup time: 200 usec (0x2)

BDB block 10 - Unknown, no decoding available:

BDB block 12 - Driver feature data block:
	Boot Device Algorithm: os default
	Block display switching when DVD active: yes
	Allow display switching when in Full Screen DOS: no
	Hot Plug DVO: yes
	Dual View Zoom: no
	Driver INT 15h hook: no
	Enable Sprite in Clone Mode: yes
	Use 00000110h ID for Primary LFP: no
	Boot Mode X: 1024
	Boot Mode Y: 768
	Boot Mode Bpp: 8
	Boot Mode Refresh: 60
	Enable LFP as primary: no
	Selective Mode Pruning: no
	Dual-Frequency Graphics Technology: yes
	Default Render Clock Frequency: high
	NT 4.0 Dual Display Clone Support: no
	Default Power Scheme user interface: CUI
	Sprite Display Assignment when Overlay is Active in Clone Mode: secondary
	Display Maintain Aspect Scaling via CUI: yes
	Preserve Aspect Ratio: no
	Enable SDVO device power down: no
	CRT hotplug: yes
	LVDS config: Embedded DisplayPort
	Define Display statically: no
	Legacy CRT max X: 0
	Legacy CRT max Y: 0
	Legacy CRT max refresh: 85
	Enable DRRS: yes
	Enable PSR: yes

BDB block 13 - Unknown, no decoding available:

BDB block 17 - Unknown, no decoding available:

BDB block 18 - Unknown, no decoding available:

BDB block 20 - Unknown, no decoding available:

BDB block 26 - Unknown, no decoding available:

BDB block 27 - eDP block:
	Panel 0 *
		Power Sequence: T3 2000 T7 10 T9 2000 T10 500 T12 5000
		Panel color depth: 18 bpp
		eDP sDRRS MSA Delay: Lane 1
		Fast link params:
			rate: 1.62G
			lanes: x1 mode
			pre-emphasis: none
			vswing: 0.4V
		Stereo 3D feature: no
		T3 optimization: yes
		Vswing/preemphasis table selection: Default (400 mV)
		Fast link training: no
		DPCD 600h write required: no
		PWM delays:
			PWM on to backlight enable: 0
			Backlight disable to PWM off: 0
		Full link params provided: no
		Full link params:
			pre-emphasis: none
			vswing: 0.4V

BDB block 28 - Unknown, no decoding available:

BDB block 31 - Unknown, no decoding available:

BDB block 32 - Unknown, no decoding available:

BDB block 40 - LVDS options block:
	Panel type: 0
	LVDS EDID available: no
	Pixel dither: yes
	PFIT auto ratio: yes
	PFIT enhanced graphics mode: no
	PFIT enhanced text mode: no
	PFIT mode: 3

BDB block 41 - LVDS timing pointer data:
	Number of entries: 3

BDB block 42 - LVDS panel data block:
  Number of entries: 19 (preferred block marked with '*')
*	panel type 00: 640x480 clock 148500000
		info:
		  LVDS: 0x00000300
		  PP_ON_DELAYS: 0x025807d0
		  PP_OFF_DELAYS: 0x01f407d0
		  PP_DIVISOR: 0x00270f05
		  PFIT: 0x38711880
		timings: 1920 2008 2052 2200 1080 1084 1089 1125 148500.00 (good)

BDB block 43 - Backlight info block:
	Inverter type: 2
	     polarity: 0
	     PWM freq: 200
	Minimum brightness: 0

BDB block 44 - Unknown, no decoding available:

BDB block 46 - Unknown, no decoding available:

BDB block 51 - Unknown, no decoding available:

BDB block 52 - MIPI configuration block:
	General Param
		 BTA disable: Disabled
		 Video Mode Color Format: RGB888
		 PPS GPIO Pins: Using PMIC 
		 CABC Support: not supported
		 Mode: VIDEO
		 Video transfer mode: non-burst with sync events (0x2)
		 Dithering: done in Panel Controller
	Port Desc
		 Pixel overlap: 0
		 Lane Count: 4
		 Dual Link Support: not supported
	Dphy Flags
		 Clock Stop: DISABLED
		 EOT disabled: EOT to be sent

	HSTxTimeOut: 0x3fffff
	LPRXTimeOut: 0xffff
	TurnAroundTimeOut: 0x14
	DeviceResetTimer: 0xff
	MasterinitTimer: 0x7d0
	DBIBandwidthTimer: 0x0
	LpByteClkValue: 0x4

	Dphy Params
		Exit to zero Count: 0x3f
		Trail Count: 0x1F
		Clk zero count: 0x7f
		Prepare count:0xf

	ClockLaneSwitchingCount: 0xa0014
	HighToLowSwitchingCount: 0x46

	Timings based on Dphy spec
		TClkMiss: 0x3c
		TClkPost: 0x3c
		TClkPre: 0x8
		TClkPrepare: 0x32
		TClkSettle: 0x69
		TClkTermEnable: 0x26

	TClkTrail: 0x46
	TClkPrepareTClkZero: 0x136
	THSExit: 0x6e
	THsPrepare: 0x32
	THsPrepareTHsZero: 0xc8
	THSSettle: 0x5f
	THSSkip: 0x28
	THsTrail: 0x3c
	TInit: 0x0
	TLPX: 0x32
	MIPI PPS
		Panel power ON delay: 500
		Panel power on to Backlight enable delay: 500
		Backlight disable to Panel power OFF delay: 500
		Panel power OFF delay: 500
		Panel power cycle delay: 5000

BDB block 53 - MIPI sequence block:
	Sequence block version v3
	Sequence 2 - MIPI_SEQ_INIT_OTP
		Send DCS: Port A, VC 0, LP, Type 29, Length 3, Data 10 00 16
		Send DCS: Port A, VC 0, LP, Type 05, Length 1, Data 00
		Delay: 1000 us
		Send DCS: Port A, VC 0, LP, Type 29, Length 3, Data 10 01 00
		Send DCS: Port A, VC 0, LP, Type 05, Length 1, Data 00
		Delay: 1000 us
		Send DCS: Port A, VC 0, LP, Type 29, Length 3, Data 10 07 07
		Send DCS: Port A, VC 0, LP, Type 05, Length 1, Data 00
	Sequence 3 - MIPI_SEQ_DISPLAY_ON
		Send DCS: Port A, VC 0, LP, Type 05, Length 1, Data 11
		Delay: 45000 us
		Send DCS: Port A, VC 0, LP, Type 05, Length 1, Data 29
		Delay: 25000 us
	Sequence 4 - MIPI_SEQ_DISPLAY_OFF
		Send DCS: Port A, VC 0, LP, Type 05, Length 1, Data 28
		Delay: 55000 us
		Send DCS: Port A, VC 0, LP, Type 05, Length 1, Data 10
		Delay: 200000 us
	Sequence 6 - MIPI_SEQ_BACKLIGHT_ON
		GPIO index 2, source 2, set 1
		Send DCS: Port A, VC 2, LP, Type d0, Length 7, Data 00 00 07 0c 00 00 00
		GPIO index 2, source 2, set 1
	Sequence 7 - MIPI_SEQ_BACKLIGHT_OFF
		GPIO index 2, source 2, set 1
	Sequence 10 - MIPI_SEQ_POWER_ON
		GPIO index 1, source 2, set 0
		Send DCS: Port A, VC 2, LP, Type 88, Length 19, Data 00 00 0b 06 00 00 00 03 03 01 c4 00 00 02 3d 00 00 00 01
Error: Unsupported MIPI element 7
	Sequence 11 - MIPI_SEQ_POWER_OFF
		GPIO index 1, source 2, set 0

BDB block 54 - Unknown, no decoding available:

BDB block 55 - Unknown, no decoding available:

BDB block 252 - Unknown, no decoding available:

BDB block 253 - Unknown, no decoding available:

BDB block 254 - Unknown, no decoding available:
Comment 1 Lakshmi 2019-02-18 07:47:27 UTC
Satyeshwar, Can you verify this issue with latest drmtip?
(https://cgit.freedesktop.org/drm-tip)
Comment 2 Jani Nikula 2019-02-20 14:25:58 UTC
(In reply to Satyeshwar Singh from comment #0)
> After this change:
> ====
> commit 448aa9117cfa6591c4e18cb32a0329a66b9cd3b7
> Author: Chris Wilson <chris@chris-wilson.co.uk>
> Date:   Tue Nov 28 11:01:47 2017 +0000
> 
>     drm/i915: Enable hotplug polling after registering the outputs
> 
> ====
> 
> eDP is not working for our APL platform. I have an eDP panel connected to it
> but it doesn't show up as connected at power on. Please find my VBT info as
> well as a dmesg log with drm.debug=0x1e.

What does "after this change" mean when the change was made more than a year ago, and you apparently have local modifications to the driver...?

You have things like i915.enable_initial_modeset=1 which never existed upstream, and we have zero clue how things like that could interact with what we're doing. We can't be responsible for how our changes might break code that is not under our control!

So please do try to reproduce with upstream code as suggested by Lakshmi in comment #1.
Comment 3 Lakshmi 2019-03-07 12:56:51 UTC
Satyeshwar, have you verified this issue with drmtip?
Comment 4 Lakshmi 2019-04-12 09:01:21 UTC
No feedback for more than a month, closing this bug as WORKSFORME.
Reopen the issue if it appears on latest drmtip with full dmesg from boot.


Use of freedesktop.org services, including Bugzilla, is subject to our Code of Conduct. How we collect and use information is described in our Privacy Policy.