Bug 93244 - [Patch] Preserving PCI Burst Write Wait State Select Bit
Summary: [Patch] Preserving PCI Burst Write Wait State Select Bit
Status: RESOLVED FIXED
Alias: None
Product: xorg
Classification: Unclassified
Component: Driver/openchrome (show other bugs)
Version: unspecified
Hardware: x86 (IA32) Linux (All)
: medium enhancement
Assignee: Openchrome development list
QA Contact:
URL:
Whiteboard:
Keywords:
Depends on:
Blocks:
 
Reported: 2015-12-04 07:17 UTC by Kevin Brace
Modified: 2016-02-24 08:59 UTC (History)
0 users

See Also:
i915 platform:
i915 features:

Attachments
[Patch] Preserving PCI Burst Write Wait State Select Bit (3.33 KB, text/plain)
2015-12-04 07:17 UTC, Kevin Brace 		no flags Details
View All

Description Kevin Brace 2015-12-04 07:17:43 UTC 
Created attachment 120329 [details]
[Patch] Preserving PCI Burst Write Wait State Select Bit

Preserving PCI Burst Write Wait State Select Bit.
In the process of trying to debug ACPI S3 State resume bug when an LVDS-based DFP is used, it was discovered that OpenChrome is tinkering with PCI Burst Write Wait State Select bit (0x3c5.0x1a[2]) on its own for no good reasons.
Typically, the option to enable 1 wait state PCI transaction in many VIA Technologies chipset-based computers is provided in the BIOS setup, therefore, it is prudent for OpenChrome not to tinker with this bit.
Any code references that alter this bit were removed.
Comment 1 Kevin Brace 2016-02-24 08:59:03 UTC 
Fixed by commit e7be60ee371affe2e91ba8e8b2ea931e311ad26c.

https://cgit.freedesktop.org/openchrome/xf86-video-openchrome/commit/?id=e7be60ee371affe2e91ba8e8b2ea931e311ad26c

Use of freedesktop.org services, including Bugzilla, is subject to our Code of Conduct. How we collect and use information is described in our Privacy Policy.