Created attachment 120329 [details]
[Patch] Preserving PCI Burst Write Wait State Select Bit
Preserving PCI Burst Write Wait State Select Bit.
In the process of trying to debug ACPI S3 State resume bug when an LVDS-based DFP is used, it was discovered that OpenChrome is tinkering with PCI Burst Write Wait State Select bit (0x3c5.0x1a) on its own for no good reasons.
Typically, the option to enable 1 wait state PCI transaction in many VIA Technologies chipset-based computers is provided in the BIOS setup, therefore, it is prudent for OpenChrome not to tinker with this bit.
Any code references that alter this bit were removed.
Fixed by commit e7be60ee371affe2e91ba8e8b2ea931e311ad26c.